

**PERSPECTIVE** 

## Lecture 8: Wires

**NEIL H. E. WESTE DAVID MONEY HARRIS** 

**CMOS VLSI Design**

### **Outline**

- $\Box$  Introduction
- Wire Resistance
- **Q** Wire Capacitance
- □ Wire RC Delay
- **Q** Crosstalk
- **Q** Wire Engineering
- □ Repeaters

### Introduction

Chips are mostly made of wires called *interconnect*

- In stick diagram, wires set size
- Transistors are little things under the wires
- Many layers of wires
- $\Box$  Wires are as important as transistors
	- Speed
	- Power
	- Noise
- □ Alternating layers run orthogonally

### Wire Geometry

- $\Box$  Pitch = w + s
- Aspect ratio:  $AR = t/w$ 
	- Old processes had AR << 1
	- Modern processes have AR  $\approx$  2
		- Pack in many skinny wires



W<sub>I</sub>S

### Layer Stack

- $\Box$  AMI 0.6 µm process has 3 metal layers
- Modern processes use 6-10+ metal layers
- Example: Intel 180 nm process  $\Box$  M1: thin, narrow (< 3 $\lambda$ ) – High density cells ■ M2-M4: thicker
	- For longer wires
	- □ M5-M6: thickest
		- For  $V_{DD}$ , GND, clk



Substrate

### Example





[Thompson02] [Moon08]

### **14: Wires CMOS VLSI Design 6**

### Wire Resistance

### $\Box$   $\rho$  = *resistivity* ( $\Omega^*$ m)

 $R =$ 



### Wire Resistance

### $\Box$   $\rho$  = *resistivity* ( $\Omega^*$ m) *l R t w*  $\frac{\rho}{\rho}$





### Wire Resistance

 $\Box$   $\rho$  = *resistivity* ( $\Omega^*$ m)

$$
R = \frac{\rho}{t} \frac{l}{w} = R_{\text{u}} \frac{l}{w}
$$

 $\Box$  R<sub>n</sub> = *sheet resistance* ( $\Omega$ / $\Box$ )

 $\Box$  is a dimensionless unit(!)

 $\Box$  Count number of squares

$$
- R = R_{\square} * (\# \text{ of squares})
$$



 $= R (L/W) \Omega$ 

### Choice of Metals

- $\Box$  Until 180 nm generation, most wires were aluminum
- Modern processes often use copper
	- Cu atoms diffuse into silicon and damage FETs
	- Must be surrounded by a diffusion barrier



### Copper Issues

- $\Box$  Copper wires diffusion barrier has high resistance
- Copper is also prone to *dishing* during polishing
- Effective resistance is higher

$$
R = \frac{\rho}{\left(t - t_{\text{dish}} - t_{\text{barrier}}\right)} \frac{l}{\left(w - 2t_{\text{barrier}}\right)}
$$





 $R =$  $\equiv$  and  $\sim$  and  $\sim$  and  $\sim$  and  $\sim$  and  $\sim$ 

### Sheet Resistance

 $\Box$  Typical sheet resistances in 180 nm process



### Contacts Resistance

- $\Box$  Contacts and vias also have 2-20  $\Omega$
- $\Box$  Use many contacts for lower R
	- Many small contacts for current crowding around periphery



### Wire Capacitance

 $\Box$  Wire has capacitance per unit length

- To neighbors
- To layers above and below



### Capacitance Trends

- $\Box$  Parallel plate equation:  $C = \varepsilon A/d$ 
	- Wires are not parallel plates, but obey trends
	- Increasing area (W, t) increases capacitance
	- Increasing distance (s, h) decreases capacitance
- D Dielectric constant

 $-\varepsilon = k\varepsilon_0$ 

- $\Box$   $\varepsilon_0 = 8.85 \times 10^{-14}$  F/cm
- $\Box$  k = 3.9 for SiO<sub>2</sub>
- $\Box$  Processes are starting to use low-k dielectrics
	- $-$  k  $\approx$  3 (or less) as dielectrics use air pockets

### Capacitance Formula

□ Capacitance of a conductor above a ground plane can be approximated as

$$
C_{\text{tot}} = \varepsilon_{ox} l \left[ \frac{w}{h} + 0.77 + 1.06 \left( \frac{w}{h} \right)^{0.25} + 1.06 \left( \frac{t}{h} \right)^{0.5} \right]
$$

- $\Box$  This empirical formula is accurate to 6% for AR < 3.3
- $\Box$  This formula does not account for neighbors in the same layer or higher layers



### M2 Capacitance Data

### $\Box$  Typical wires have  $\sim 0.2$  fF/ $\mu$ m

– Compare to 2 fF/ $\mu$ m for gate capacitance



# Diffusion & Polysilicon

- $\Box$  Diffusion capacitance is very high (about 2 fF/ $\mu$ m)
	- Comparable to gate capacitance
	- Diffusion also has high resistance
	- Avoid using diffusion *runners* for wires!
- $\Box$  Polysilicon has lower C but high R
	- Use for transistor gates
	- Occasionally for very short wires between gates

### Lumped Element Models

### Wires are a distributed system

– Approximate with lumped element models



- $\Box$  3-segment  $\pi$ -model is accurate to 3% in simulation L-model needs 100 segments for same accuracy!
- Use single segment  $\pi$ -model for Elmore delay

### Example

- □ Metal2 wire in 180 nm process
	- 5 mm long
	- $-0.32 \mu m$  wide
- $\Box$  Construct a 3-segment  $\pi$ -model

$$
- R_{\square} =
$$

 $-C_{\text{permicron}} =$ 

### Example

□ Metal2 wire in 180 nm process

- 5 mm long
- $-0.32 \mu m$  wide
- $\Box$  Construct a 3-segment  $\pi$ -model
	- $-R_{\Pi} = 0.05 \Omega/\Box$  => R = 781  $\Omega$

$$
- C_{\text{permicron}} = 0.2 \text{ fF}/\mu\text{m}
$$

 $\Rightarrow$  C = 1 pF



## Wire RC Delay

- $\Box$  Estimate the delay of a 10x inverter driving a 2x inverter at the end of the 5mm wire from the previous example.
	- $R = 2.5 k\Omega^* \mu m$  for gates
	- $-$  Unit inverter: 0.36  $\mu$ m nMOS, 0.72  $\mu$ m pMOS

$$
- t_{\rm pd} =
$$

## Wire RC Delay

- $\Box$  Estimate the delay of a 10x inverter driving a 2x inverter at the end of the 5mm wire from the previous example.
	- $-R = 2.5 k\Omega^*$ um for gates
	- $-$  Unit inverter: 0.36  $\mu$ m nMOS, 0.72  $\mu$ m pMOS



### Example 6.5

 $\Box$  A gate driving wires to two destinations:



$$
I_{D_3} = R_1 C_1 + (R_1 + R_2) C_2 + (R_1 + R_2 + R_3) C_3 + R_1
$$
  
\n
$$
T_{D_4} = R_1 C_1 + R_1 (C_2 + C_3) + (R_1 + R_4) C_4
$$

### **CMOS VLSI Design 6: Wires Slide 25**

### Crosstalk

- $\Box$  A capacitor does not like to change its voltage instantaneously.
- $\Box$  A wire has high capacitance to its neighbor.
	- When the neighbor switches from 1-> 0 or 0->1, the wire tends to switch too.
	- Called capacitive *coupling* or *crosstalk*.
- □ Crosstalk effects
	- Noise on nonswitching wires
	- Increased delay on switching wires

### Crosstalk Delay

□ Assume layers above and below on average are quiet

- Second terminal of capacitor can be ignored
- Model as  $C_{\text{and}} = C_{\text{top}} + C_{\text{bot}}$

 $\Box$  Effective C<sub>adi</sub> depends on behavior of neighbors

– *Miller effect: The charge delivered to the coupling capacitor is*  $Q = C_{adj} \Delta V$  $\mathsf{C}_{\mathsf{gnd}}$   $\overset{\perp}{\models}$   $\mathsf{C}_{\mathsf{and}}$   $\overset{\perp}{\models}$   $\mathsf{C}_{\mathsf{gnd}}$ 



A HH B

 $\mathsf{C}_{\mathsf{adj}}$ 

### Crosstalk Delay

□ Assume layers above and below on average are quiet

- Second terminal of capacitor can be ignored
- Model as  $C_{\text{and}} = C_{\text{top}} + C_{\text{bot}}$

 $\Box$  Effective C<sub>adi</sub> depends on behavior of neighbors

– *Miller effect: Miller Coupling Factor* 

### *(MCF)*





# Miller Coupling Factor

- The *Miller Coupling Factor* (MCF) describes how the capacitance to adjacent wires is multiplied to find the effective capacitance
- $\Box$  Some designers use MCF = 1.5 as a statistical compromise when estimating propagation delays before layout information is available.
- $\Box$  A conservative design methodology assumes neighbors are switching to compute propagation and contamination delays (MCF  $= 2$  and 0, respectively).
- $\Box$  A more aggressive methodology tracks the time and direction of switching between neighbor wires.

### Example

- $\Box$  Two 1 mm lines has capacitance of 0.08 fF/Rm to ground and 0.12 fF/µm to its neighbor
	- Each wire is driven by an inverter of 1KΩ resistance
	- Estimate the contamination and propagation delays of the path.

**Q** Solution:

 $C_{\text{and}} = (0.08 \text{ fF/\mu m})(1000 \text{ }\mu\text{m}) = 80 \text{ fF}, C_{\text{adi}} = 120 \text{ fF}$  $T_{d} = RC_{\text{eff}}$ 

Contamination delay (MCF=0)  $\rightarrow$  C<sub>eff</sub> = C<sub>and</sub>

Propagation delay (MCF=2)  $\rightarrow$  C<sub>eff</sub> = C<sub>and</sub>+2  $C_{\text{adj}}$ 

**CMOS VLSI Design 6: Wires Slide 30**

### Crosstalk Noise

- $\Box$  Crosstalk causes noise on nonswitching wires
- $\Box$  If victim is floating:
	- model as capacitive voltage divider

$$
\Delta V_{victim} = \frac{C_{adj}}{C_{gnd-v} + C_{adj}} \Delta V_{aggression}
$$



### Driven Victims

 $\Box$  Usually victim is driven by a gate that fights noise

- Noise depends on relative resistances
- Victim driver is in linear region, agg. in saturation
- If sizes are same,  $R_{\text{aq}qressor} = 2-4 \times R_{\text{victim}}$

$$
\Delta V_{victim} = \frac{C_{adj}}{C_{gnd-v} + C_{adj}} \frac{1}{1+k} \Delta V_{aggressor}
$$
  
\n
$$
k = \frac{\tau_{aggressor}}{\tau_{victim}} = \frac{R_{aggressor} (C_{gnd-a} + C_{adj})}{R_{victim} (C_{gnd-v} + C_{adj})}
$$
  
\n
$$
k = \frac{\tau_{aggressor}}{\tau_{victim}} = \frac{R_{aggressor} (C_{gnd-a} + C_{adj})}{R_{victim} (C_{gnd-v} + C_{adj})}
$$
  
\n
$$
\Delta V_{aggressor}
$$
  
\n
$$
\Delta V_{gagressor}
$$
  
\n
$$
\Delta V_{victim}
$$
  
\n
$$
\Delta V_{victim}
$$



## Noise Implications

- *So what* if we have noise?
- If the noise is less than the noise margin, nothing happens
- □ Static CMOS logic will eventually settle to correct output even if disturbed by large noise spikes
	- But glitches cause extra delay
	- Also cause extra power from false transitions
- $\Box$  Dynamic logic never recovers from glitches
- Memories and other sensitive circuits also can produce the wrong answer

- □ Goal: achieve delay, area, power goals with acceptable noise
- Degrees of freedom:



- □ Goal: achieve delay, area, power goals with acceptable noise
- Degrees of freedom:



- □ Goal: achieve delay, area, power goals with acceptable noise
- Degrees of freedom:



- $\Box$  Goal: achieve delay, area, power goals with acceptable noise
- Degrees of freedom:



### Width, Spacing, and Layer

- $\Box$  The wire width, spacing, and layer usage are selected to trade off delay, bandwidth, energy, and noise.
- $\Box$  Minimum pitch wires are preferred for noncritical wires
- $\Box$  When the load is dominated by wire capacitance, increase spacing to reduce delay is by reducing the capacitance to nearby neighbors which also reduces the energy and coupling noise.
- $\Box$  When the delay is dominated by the gate capacitance and wire resistance, widening the wire reduces resistance and delay, reduces coupling noise, but increases the energy.

### Repeaters

- R and C are proportional to *l*
- □ RC delay is proportional to  $P$ 
	- Unacceptably great for long wires

### Repeaters

- R and C are proportional to *l*
- □ RC delay is proportional to  $P$ 
	- Unacceptably great for long wires
- $\Box$  Break long wires into N shorter segments
	- Drive each one with an inverter or buffer



### Repeater Design

- $\Box$  How many repeaters should we use?
- How large should each one be?
- Equivalent Circuit
	- Wire length *l/N*
		- Wire Capaitance C<sub>w</sub>\*//N, Resistance R<sub>w</sub>\*//N
	- $-$  Inverter width W (nMOS = W, pMOS = 2W)
		- Gate Capacitance C'\*W, Resistance R/W

### Repeater Design

- $\Box$  How many repeaters should we use?
- How large should each one be?
- Equivalent Circuit
	- Wire length *l*
		- Wire Capacitance C<sub>w</sub>\*/, Resistance R<sub>w</sub>\*l
	- $-$  Inverter width W (nMOS = W, pMOS = 2W)
		- Gate Capacitance C'\*W, Resistance R/W



### Repeater Results

□ Write equation for Elmore Delay

- Differentiate with respect to W and N
- Set equal to 0, solve

$$
\frac{l}{N} = \sqrt{\frac{2RC'}{R_{w}C_{w}}}
$$

*w*

ı

$$
\frac{t_{pd}}{l}=\Big(2+\sqrt{2}\,\Big)\sqrt{RC'R_wC_w}
$$

~60-80 ps/mm in 180 nm process

$$
W = \sqrt{\frac{RC_{w}}{R_{w}C}}
$$

### Repeater Energy

- □ Energy / length  $\approx 1.87 C_w V_{DD}^2$ 
	- 87% premium over unrepeated wires
	- The extra power is consumed in the large repeaters
- $\Box$  If the repeaters are downsized for minimum EDP:
	- Energy premium is only 30%
	- Delay increases by 14% from min delay

### Crosstalk Control

- $\Box$  The crosstalk is proportional to the ratio of coupling capacitance to total capacitance.
- $\Box$  For modern processes, the coupling capacitance contributes more than ¾ of the total capacitance.
- $\Box$  There are several approaches to control crosstalk:
	- Increase spacing to adjacent lines
	- Shield wires: usually clock signal is shielded
	- Ensure neighbors switch at different times: e.g. signals switch at different clock edges
	- Crosstalk cancellation: arrange wires to cancel the effects of crosstalk

### Logical Effort with Wires

- $\Box$  The branching effort at a wire with capacitance  $C_{\text{wire}}$  driving a gate load of  $C_{\text{gate}}$  is  $(C_{\text{gate}} + C_{\text{wire}}) / C_{\text{gate}}$
- $\Box$  This branching effort is not constant; it depends on the size of the gate being driven
- $\Box$  For short interconnect ( $C_{wire} << C_{gate}$ ),  $C_{wire}$  can be ignored.
- Conversely, when the interconnect is long (*C*wire >> *C*gate), the gate at the end can be ignored.
- $\Box$  The path can now be partitioned into two parts; the first part drives the wire while the second receives its input from the wire.

### Logical Effort with Wires

- **□** The most difficult problems occur when  $C_{\text{wire}} \approx C_{\text{gate}}$ .
- $\Box$  These wires introduce branching efforts that are a function of the size of the gates they drive
- Example:

$$
d = \frac{x}{10} + \frac{y+50}{x} + \frac{100}{y} + P
$$

Diff W.R.T x and y yields:

$$
\frac{1}{10} - \frac{y + 50}{x^2} = 0 \Rightarrow x^2 = 10y + 500
$$

$$
\frac{1}{x} - \frac{100}{y^2} = 0 \Rightarrow y^2 = 100x
$$



 $x=33$  fF and  $y=57$ fF The stage efforts are  $(33/10) = 3.3, (57 + 50)/33$  $= 3.2$ , and  $(100/57) = 1.8$ Not equal as usual due to the wire capacitance