

# Lecture 2: MIPS Processor Example

## **Outline**

- **Q** Design Partitioning
- $\Box$  MIPS Processor Example
	- Architecture
	- Microarchitecture
	- Logic Design
	- Circuit Design
	- Physical Design
- L I Fabrication, Packaging, Testing



# Coping with Complexity

#### □ How to design System-on-Chip?

- –Many millions (even billions!) of transistors
- Tens to hundreds of engineers
- $\Box$ Structured Design
- $\Box$ Design Partitioning

# Structured Design

### **Hierarchy**: Divide and Conquer

–Recursively system into modules

#### $\Box$ **Regularity**

- Reuse modules wherever possible
- Ex: Standard cell library
- $\Box$  **Modularity**: well-formed interfaces
	- Allows modules to be treated as black boxes

#### $\Box$ **Locality**

Physical and temporal

# Design Partitioning

### **Architecture**: User's perspective, what does it do?

Instruction set, registers

MIPS, x86, Alpha, PIC, ARM, …

#### $\Box$ **Microarchitecture**

- Single cycle, multcycle, pipelined, superscalar?
- **Logic**: how are functional blocks constructed
	- Ripple carry, carry lookahead, carry select adders
- **Circuit**: how are transistors used
	- –Complementary CMOS, pass transistors, domino
- $\Box$  **Physical**: chip layout
	- Datapaths, memories, random logic



# MIPS Architecture

- Example: subset of MIPS processor architecture
	- –Drawn from Patterson & Hennessy
- □ MIPS is a 32-bit architecture with 32 registers
	- Consider 8-bit subset using 8-bit datapath
	- Only implement 8 registers (\$0 \$7)
	- \$0 hardwired to 00000000
	- 8-bit program counter
- □ You'll build this processor in the labs
	- Illustrate the key concepts in VLSI design

## Instruction Set



# Instruction Encoding

### □ 32-bit instruction encoding

–Requires four cycles to fetch on 8-bit datapath



# Fibonacci (C)

```
f_{\rm 0} = 1; f_{\rm -1} = -1
f_n = f_{n-1} + f_{n-2}f = 1, 1, 2, 3, 5, 8, 13, \ldotsint fib(void)
 ₹
   int n = 8; \frac{1}{2} /* compute nth Fibonacci number */
   int f1 = 1, f2 = -1; /* last two Fibonacci numbers */
   while (n != 0) { /* count down to n = 0 */
     f1 = f1 + f2;f2 = f1 - f2;n = n - 1;
   ł
   return fl;
 ł
```
# Fibonacci (Assembly)

#### $\Box$  1<sup>st</sup> statement: n = 8

 $\Box$  How do we translate this to assembly?

```
# fib.asm
# Register usage: $3: n $4: f1 $5: f2
# return value written to address 255
fib: addi $3, $0, 8 # initialize n=8
     addi $4, $0, 1 # initialize f1 = 1addi $5, $0, -1 # initialize f2 = -1loop: beq $3, $0, end # Done with loop if n = 0add $4, $4, $5 # f1 = f1 + f2sub $5, $4, $5 # f2 = f1 - f2addi $3, $3, -1 # n = n - 1
                    # repeat until done
     j loop
end: sb $4, 255 ($0) # store result in address 255
```
# Fibonacci (Binary)

 $\Box$ 1<sup>st</sup> statement: addi \$3, \$0, 8

- $\mathbf{L}$  How do we translate this to machine language?
	- Hint: use instruction encodings below



# Fibonacci (Binary)

#### Machine language program





# Instruction Execution

- $\Box$  Instruction execution generally flows from left to right
- $\Box$  The program counter (PC) specifies the address of the instruction. The instruction is loaded 1 byte at a time over four cycles from an off-chip memory into the 32-bit instruction register (IR)
- u. The Opfield (bits 31:26 of the instruction) is sent to the controller, which sequences the datapath through the correct operations to execute the instruction
- $\Box$  The controller contains a finite state machine (FSM) that generates multiplexer select signals and register enables to sequence the datapath

## Multicycle Controller



# Logic Design

#### $\Box$  Start at top level

- –Hierarchically decompose MIPS into units
- $\Box$ Top-level interface







# HDLs

- **Q** Hardware Description Languages
	- –Widely used in logic design
	- Verilog and VHDL
- $\Box$  Describe hardware using code
	- Document logic functions
	- Simulate logic before building
	- Synthesize code into gates and layout
		- Requires a library of standard cells



# Circuit Design

 $\Box$  How should logic be implemented?

- NANDs and NORs vs. ANDs and ORs?
- Fan-in and fan-out?
- How wide should transistors be?

 $\Box$ These choices affect speed, area, power

- $\Box$  Logic synthesis makes these choices for you
	- Good enough for many applications
	- Hand-crafted circuits are still better





### Transistor-Level Netlist

```
a—∣|n1 b—∣|n2
                                            c—∣n3 <sub>i1</sub>
                                            ca—d∣p1 b
                                                          ba
                                                          ab\overline{\phantom{a}} cout \overline{\phantom{a}}n4ln6\mathsf{cn} \square^{\mathsf{d} \mathsf{p6}}p4
                                                p3
                                            p1 b—∣∣p2
                                                   i3i2i4module carry(input a, b, c, 
                output cout)
       wire i1, i2, i3, i4, cn;
       tranif1 n1(i1, 0, a);
       tranif1 n2(i1, 0, b);
       tranif1 n3(cn, i1, c);
       tranif1 n4(i2, 0, b);
       tranif1 n5(cn, i2, a);
       tranif0 p1(i3, 1, a);
       tranif0 p2(i3, 1, b);
      tranif0 p3(cn, i3, c);
       tranif0 p4(i4, 1, b);
       tranif0 p5(cn, i4, a);
      tranif1 n6(cout, 0, cn);
       tranif0 p6(cout, 1, cn);
endmodule
```
### SPICE Netlist

.**SUBCKT** CARRY A B C COUT VDD GND MN1 I1 A GND GND NMOS  $W=1$ U L=0.18U AD=0.3P AS=0.5P MN2 I1 B GND GND NMOS W=1U L=0.18U AD=0.3P AS=0.5PMN3 CN C I1 GND NMOS  $W=1$ U L=0.18U AD=0.5P AS=0.5P MN4 I2 B GND GND NMOS  $W=1$ U L=0.18U AD=0.15P AS=0.5P MN5 CN A I2 GND NMOS  $W=1$ U L=0.18U AD=0.5P AS=0.15P MP1 I3 A VDD VDD PMOS W=2U L=0.18U AD=0.6P AS=1 PMP2 I3 B VDD VDD PMOS  $W=2U$  L=0.18U AD=0.6P AS=1P MP3 CN C I3 VDD PMOS  $W=2U$  L=0.18U AD=1P AS=1P MP4 I4 B VDD VDD PMOS  $W=2U$  L=0.18U AD=0.3P AS=1P MP5 CN A T4 VDD PMOS  $W=2U$  L=0.18U AD=1P AS=0.3P MN6 COUT CN GND GND NMOS W=2U L=0.18U AD=1P AS=1PMP6 COUT CN VDD VDD PMOS W=4U L=0.18U AD=2P AS=2PCI1 I1 GND 2FFCI3 I3 GND 3FFCA A GND 4FFCB B GND 4FFCC C GND 2FFCCN CN GND 4FFCCOUT COUT GND 2FF.**ENDS**

# Physical Design

□ Floorplan

 $\Box$ Standard cells

– Place & route

 $\Box$ **Datapaths** 

Slice planning

Area estimation

## MIPS Floorplan





## Standard Cells

- **Q** Uniform cell height
- $\Box$ Uniform well height
- $\Box$  $\Box$  M1  $\lor$ <sub>DD</sub> and GND rails
- $\Box$ M2 Access to I/Os
- $\Box$ Well / substrate taps
- $\Box$ Exploits regularity



**CMOS VLSI Design 4th Ed. 2: MIPS Processor Example CMOS VLSI Design 4th Ed. 21** 



# Pitch Matching

 $\Box$  Synthesized controller area is mostly wires

- –Design is smaller if wires run through/over cells
- Smaller = faster, lower power as well!

 $\Box$ Design snap-together cells for datapaths and arrays

- Plan wires into cells
- Connect by abutment
	- Exploits locality
	- Takes lots of effort





## Slice Plans

#### $\square$  Slice plan for bitslice

- –Cell ordering, dimensions, wiring tracks
- Arrange cells for wiring locality



## Area Estimation

 $\Box$  Need area estimates to make floorplan

- –Compare to another block you already designed
- Or estimate from transistor counts
- Budget room for large wiring tracks
- Your mileage may vary; derate by 2x for class.



# Design Verification

- □ Fabrication is slow & expensive
	- MOSIS 0.6µm: \$1000, 3 months
	- 65 nm: \$3M, 1 month
- $\Box$  Debugging chips is very hard
	- Limited visibility into operation
- $\Box$  Prove design is right before building!
	- Logic simulation
	- Ckt. simulation / formal verification
	- –Layout vs. schematic comparison
	- Design & electrical rule checks

 $\Box$  Verification is  $>$  50% of effort on most chips!





# Fabrication & Packaging

- $\Box$ Tapeout final layout
- $\Box$  Fabrication
	- 6, 8, 12" wafers
	- – Optimized for throughput, not latency (10 weeks!)
	- Cut into individual dice
- $\Box$ Packaging



–Bond gold wires from die I/O pads to package



# Testing

- $\Box$  Test that chip operates
	- –Design errors
	- Manufacturing errors
- □ A single dust particle or wafer defect kills a die
	- Yields from 90% to < 10%
	- Depends on die size, maturity of process
	- Test each part before shipping to customer



### MIPS R3000 Processor

- □ 32-bit 2<sup>nd</sup> generation commercial processor (1988)
- $\Box$ Led by John Hennessy (Stanford, MIPS Founder)
- $\Box$ 32-64 KB Caches
- $\Box$ 1.2  $\mu$ m process
- □ 111K Transistors
- Up to 12-40 MHz
- $\Box$  66 mm<sup>2</sup> die
- $\Box$  145 I/O Pins
- $\Box$  V<sub>DD</sub> = 5 V
- □ 4 Watts
- □ SGI Workstations



http://gecko54000.free.fr/?documentations=1988\_MIPS\_R3000