

Lecture 0: Introduction


Introduction

- □ Integrated circuits: many transistors on one chip.
- □ Very Large Scale Integration (VLSI): bucketloads!
- □ Complementary Metal Oxide Semiconductor
 - Fast, cheap, low power transistors
- □ Today: How to build your own simple CMOS chip
 - CMOS transistors
 - Building logic gates from transistors
 - Transistor layout and fabrication
- Rest of the course: How to build a good CMOS chip

0: Introduction

Silicon Lattice


- □ Transistors are built on a silicon substrate
- □ Silicon is a Group IV material
- □ Forms crystal lattice with bonds to four neighbors



0: Introduction

Dopants


- □ Silicon is a semiconductor
- Pure silicon has no free carriers and conducts poorly
- Adding dopants increases the conductivity
- Group V: extra electron (n-type)
- Group III: missing electron, called hole (p-type)




0: Introduction

p-n Junctions

- A junction between p-type and n-type semiconductor forms a diode.
- □ Current flows only in one direction








0: Introduction

CMOS VLSI Design 4th Ed.

nMOS Transistor



- □ Gate oxide body stack looks like a capacitor
 - Gate and body are conductors
 - SiO₂ (oxide) is a very good insulator
 - Called metal oxide semiconductor (MOS)
 capacitor
 Source Gate Drain



Bodv

р


bulk Si

* Metal gates are returning today!

0: Introduction

nMOS Operation


- □ Body is usually tied to ground (0 V)
- □ When the gate is at a low voltage:
 - P-type body is at low voltage
 - Source-body and drain-body diodes are OFF
 - No current flows, transistor is OFF



nMOS Operation Cont.


❑ When the gate is at a high voltage:

- Positive charge on gate of MOS capacitor
- Negative charge attracted to body
- Inverts a channel under gate to n-type
- Now current can flow through n-type silicon from source through channel to drain, transistor is ON



pMOS Transistor

- □ Similar, but doping and voltages reversed
 - Body tied to high voltage (V_{DD})
 - Gate low: transistor ON
 - Gate high: transistor OFF
 - Bubble indicates inverted behavior



0: Introduction

Power Supply Voltage

 $\Box \quad \text{GND} = 0 \text{ V}$


□ In 1980's, V_{DD} = 5V


 $\hfill\square$ V_{DD} has decreased in modern processes


– High V_{DD} would damage modern tiny transistors


- Lower V_{DD} saves power

```
\Box V<sub>DD</sub> = 3.3, 2.5, 1.8, 1.5, 1.2, 1.0, ...
```









3-input NAND Gate


□ Y pulls low if ALL inputs are 1


□ Y pulls high if ANY input is 0


0: Introduction

CMOS Fabrication


- CMOS transistors are fabricated on silicon wafer
- □ Lithography process similar to printing press
- On each step, different materials are deposited or etched
- Easiest to understand by viewing both top and cross-section of wafer in a simplified manufacturing process







Detailed Mask Views



Fabrication

□ Chips are built in huge factories called fabs

□ Contain clean rooms as large as football fields



Courtesy of International Business Machines Corporation. Unauthorized use not permitted.


0: Introduction

Fabrication Steps

- Start with blank wafer
- ☐ Build inverter from the bottom up
- ☐ First step will be to form the n-well
 - Cover wafer with protective layer of SiO₂ (oxide)
 - Remove layer where n-well should be built
 - Implant or diffuse n dopants into exposed wafer
 - Strip off SiO₂

: Introduction	CMOS VLSI Design ^{4th Ed.}	
	p substrate	
]

22




Photoresist

□ Spin on photoresist

- Photoresist is a light-sensitive organic polymer
- Softens where exposed to light

	Photoresist
	SiO ₂
p substrate	
0: Introduction CMOS VLSI Design ^{4th Ed.}	24



Etch		
 Etch oxide with hydrofluoric acid (HF) Seeps through skin and eats bone; nasty stuff!!! Only attacks oxide where resist has been exposed 		
p substrate		Photoresist SiO ₂
0: Introduction	CMOS VLSI Design ^{4th Ed.}	26

□ Strip off remaining photoresist

- Use mixture of acids called piranah etch

□ Necessary so resist doesn't melt in next step

			SiO ₂
	p substrate		
0: Introduction	CMOS VLS	I Design ^{4th Ed.}	27

n-well

- n-well is formed with diffusion or ion implantation
- Diffusion
 - Place wafer in furnace with arsenic gas
 - Heat until As atoms diffuse into exposed Si
- Ion Implanatation
 - Blast wafer with beam of As ions
 - lons blocked by SiO₂, only enter exposed Si

		SiO ₂
	n well	
0: Introduction	CMOS VLSI Design ^{4th Ed.}	28

Strip Oxide


- □ Strip off the remaining oxide using HF
- Back to bare wafer with n-well
- □ Subsequent steps involve similar series of steps


	n well	
p substr	ate	
0: Introduction	CMOS VLSI Design ^{4th Ed.}	29


Polysilicon

- Deposit very thin layer of gate oxide
 - < 20 Å (6-7 atomic layers)
- Chemical Vapor Deposition (CVD) of silicon layer
 - Place wafer in furnace with Silane gas (SiH_4)
 - Forms many small crystals called polysilicon
 - Heavily doped to be good conductor

		Polysilicon Thin gate oxide
p substra	n well	
0: Introduction	CMOS VLSI Design ^{4th Ed}	. 30










N-diffusion cont.


- □ Historically dopants were diffused
- Usually ion implantation today
- □ But regions are still called diffusion















Layout

- ❑ Chips are specified with set of masks
- Minimum dimensions of masks determine transistor size (and hence speed, cost, and power)
- Feature size f = distance between source and drain

- Set by minimum width of polysilicon

- □ Feature size improves 30% every 3 years or so
- Normalize for feature size when describing design rules
- **\Box** Express rules in terms of $\lambda = f/2$


– E.g. λ = 0.3 μm in 0.6 μm process



Inverter Layout

□ Transistor dimensions specified as Width / Length

- Minimum size is 4λ / 2λ , sometimes called 1 unit
- In f = 0.6 μm process, this is 1.2 μm wide, 0.6 μm long



Summary

- □ MOS transistors are stacks of gate, oxide, silicon
- □ Act as electrically controlled switches
- Build logic gates out of switches
- Draw masks to specify layout of transistors
- Now you know everything necessary to start designing schematics and layout for a simple chip!

About these Notes

- □ Lecture notes © 2011 David Money Harris
- These notes may be used and modified for educational and/or non-commercial purposes so long as the source is attributed.