Circuit Modeling with Hardware Description Languages

Prof. Hubert Kaeslin Microelectronics Design Center ETH Zürich

Morgan Kaufmann "Top-Down Digital VLSI Design" Chapter 4

last update: July 18, 2014

Content

You will learn

to write high-quality HDL models for circuit synthesis and simulation.

- Why hardware synthesis?
- Key concepts behind hardware description languages
 - What sets HDLs apart from a programming language
 - Essential VHDL and/or SystemVerilog language constructs
- Putting HDLs to service for hardware synthesis
 - Synthesis subset
 - Patterns for registers and finite state machines
 - Timing constraints
 - How to establish a register transfer level model
- VHDL versus SystemVerilog

Simulation and testbench coding are postponed to chapter 5 "Functional Verification".

Key concepts and constructs of VHDL Key concepts and constructs of SystemVerilog Automatic circuit synthesis from HDL models Conclusions

Subject

Why hardware synthesis? Alternatives for modeling digital hardware Why bother learning hardware description languages? A first look at VHDL and SystemVerilog

Motivation and background

Key concepts and constructs of VHDL Key concepts and constructs of SystemVerilog Automatic circuit synthesis from HDL models Conclusions Why hardware synthesis? Alternatives for modeling digital hardware Why bother learning hardware description languages? A first look at VHDL and SystemVerilog

Why hardware synthesis?

Current situation for VLSI designers:

- Buyers ask for more and more functions on a single chip.
- Technology supports ever higher integration densities (Moore's law).
- Market pressure vetoes dilation of development times.

Key concepts and constructs of VHDL Key concepts and constructs of SystemVerilog Automatic circuit synthesis from HDL models Conclusions Why hardware synthesis? Alternatives for modeling digital hardware Why bother learning hardware description languages? A first look at VHDL and SystemVerilog

Why hardware synthesis?

Current situation for VLSI designers:

- Buyers ask for more and more functions on a single chip.
- Technology supports ever higher integration densities (Moore's law).
- Market pressure vetoes dilation of development times.

Hardware description languages (HDL) and design automation come to the rescue in four ways:

- Move design entry to higher levels of abstraction.
- Allow designers to focus on functionality as synthesis tools automate the construction of structural and physical views.
- ► Facilitate reuse by capturing a circuit description in a parametrized, technology- and platform-independent form.
- Make functional verification more efficient by supporting stimuli generation, automatic response checking, assertion-based verification, etc.

Key concepts and constructs of VHDL Key concepts and constructs of SystemVerilog Automatic circuit synthesis from HDL models Conclusions Why hardware synthesis? Alternatives for modeling digital hardware Why bother learning hardware description languages? A first look at VHDL and SystemVerilog

Languages for modeling digital hardware I

VHDL	An HDL that not only supports structural and behavioral circuit			
	models but testbench models too. A subset is synthesizable.			
	Syntactically similar to Ada.			
Verilog	Conceptually similar to VHDL, no type checking and more limited			
	capabilities for design abstraction. A subset is synthesizable.			
	Syntactically similar to C. Superseded by			
System-	A superset of Verilog that includes many advanced features from			
Verilog	VHDL and from specialized verification languages (OpenVera, PLS).			
	A subset is synthesizable. Supports object-oriented programming.			
SystemC	Extends C++ with class libraries and a simulation kernel.			
	Adds clocking information to C++ functions.			
	Intended for software/hardware co-design and co-simulation.			
	Does not support any timing finer than one clock cycle.			
	Synthesis path is via translation to RTL VHDL or Verilog.			

Key concepts and constructs of VHDL Key concepts and constructs of SystemVerilog Automatic circuit synthesis from HDL models Conclusions Why hardware synthesis? Alternatives for modeling digital hardware Why bother learning hardware description languages? A first look at VHDL and SystemVerilog

Languages for modeling digital hardware II

Criterion	VHDL	Verilog	SystemVerilog
Synthesis support	yes	yes	growing
Parametrization & abstract modeling	good	poor	good
Type checking & scoping rules	strong	none	loose
Deterministic event queue mechanism	yes	not really	not really
Modeling of electric phenomena	9-valued	4-valued	4-valued
High-level verification support	limited	poor	excellent
Parametrization & abstract modeling Type checking & scoping rules Deterministic event queue mechanism Modeling of electric phenomena	good strong yes 9-valued	poor none not really 4-valued	good loose not really 4-valued

Key concepts and constructs of VHDL Key concepts and constructs of SystemVerilog Automatic circuit synthesis from HDL models Conclusions Why hardware synthesis? Alternatives for modeling digital hardware Why bother learning hardware description languages? A first look at VHDL and SystemVerilog


Languages for modeling digital hardware II

Criterion	VHDL	Verilog	SystemVerilog
Synthesis support	yes	yes	growing
Parametrization & abstract modeling	good	poor	good
Type checking & scoping rules	strong	none	loose
Deterministic event queue mechanism	yes	not really	not really
Modeling of electric phenomena	9-valued	4-valued	4-valued
High-level verification support	limited	poor	excellent

For me, I find VHDL is like swimming with a lifeguard on duty, whereas Verilog is like swimming with a lifebuoy hanging by the poolside. (Blogger on EETimes 2011)

- Many companies currently use VHDL for synthesis and SystemVerilog for system-level verification.
- Will SystemVerilog one day supersede Verilog and VHDL, and reconcile their user communities?

Key concepts and constructs of VHDL Key concepts and constructs of SystemVerilog Automatic circuit synthesis from HDL models Conclusions Why hardware synthesis? Alternatives for modeling digital hardware Why bother learning hardware description languages? A first look at VHDL and SystemVerilog



Key concepts and constructs of VHDL Key concepts and constructs of SystemVerilog Automatic circuit synthesis from HDL models Conclusions Why hardware synthesis? Alternatives for modeling digital hardware Why bother learning hardware description languages? A first look at VHDL and SystemVerilog

The genesis of VHDL

- 1983 US DoD commissions IBM, Intermetrics and Texas Instruments to define a HDL for documentation purposes. Ada is taken as a starting point. There are no plans for automatic synthesis.
- 1986 Military restrictions lifted, rights transferred to IEEE.
- 1987 Language accepted as IEEE 1076 standard. Event-based simulation tools begin to appear.
- 1993 Language standard significantly revised to become IEEE 1076-93. Nine-valued logic system accepted as IEEE 1164 standard. Though confined to a language subset, synthesis begins to catch on.
- 1999 A major extension towards modeling of analog and mixed-signal circuits is accepted as separate a standard IEEE 1076.1.
- 2002 Standard slightly revised to become IEEE 1076-2002.
- 2008 IEEE 1076-2008 brings enhanced generics, source code encryption, embedding of IEEE 1850 Property Specification Language, and more.

Why hardware synthesis? Alternatives for modeling digital hardware Why bother learning hardware description languages? A first look at VHDL and SystemVerilog

The genesis of SystemVerilog

1984 Gateway Design Autom. develops Verilog for a proprietary logic simulator.

- 1989 Gateway acquired by Cadence.
- 1990 Verilog made an open standard.
- 1995 Verilog accepted as IEEE 1364 standard. (questionable politics involved)
- 2001 IEEE 1364-2001 brings major extensions for circuit modeling.

2005 IEEE 1364-2005 is a minor revision.

SystemVerilog, created by the Accellera consortium, is accepted as a separate standard named IEEE 1800. (more politics involved)

Quiz: "What do Sausage and EDA Standards have in common?"

Why hardware synthesis? Alternatives for modeling digital hardware Why bother learning hardware description languages? A first look at VHDL and SystemVerilog

The genesis of SystemVerilog

1984 Gateway Design Autom. develops Verilog for a proprietary logic simulator.

- 1989 Gateway acquired by Cadence.
- 1990 Verilog made an open standard.
- 1995 Verilog accepted as IEEE 1364 standard. (questionable politics involved)
- 2001 IEEE 1364-2001 brings major extensions for circuit modeling.

2005 IEEE 1364-2005 is a minor revision.

SystemVerilog, created by the Accellera consortium, is accepted as a separate standard named IEEE 1800. (more politics involved)

Quiz: "What do Sausage and EDA Standards have in common?" Answer: "Those who like sausage or EDA standards should never watch either one be made!" (Stuart Sutherland).

2009 IEEE 1800-2009 standard brings improvements mostly for verification, Verilog gets absorbed into the SystemVerilog standard.

2013 IEEE 1800-2012 version released.

Key concepts and constructs of VHDL Key concepts and constructs of SystemVerilog Automatic circuit synthesis from HDL models Conclusions Why hardware synthesis? Alternatives for modeling digital hardware Why bother learning hardware description languages? A first look at VHDL and SystemVerilog

Why bother learning hardware description languages? I

Idea: View HDLs as nothing more than intermediate formats for exchanging data between system design tools and VLSI CAE/CAD suites. Have electronic system-level tools generate code from specs automatically.

Why hardware synthesis? Alternatives for modeling digital hardware Why bother learning hardware description languages? A first look at VHDL and SystemVerilog

Why bother learning hardware description languages? I

Idea: View HDLs as nothing more than intermediate formats for exchanging data between system design tools and VLSI CAE/CAD suites. Have electronic system-level tools generate code from specs automatically.

riangle Software for system design has a focus, there is no universal tool.

- Transformatorial systems as found in signal processing and telecommunications.
- Reactive system as found in controllers and interface protocols.
- Specific applications such as data networks, image processing, instruction set computers, etc.
- HDL generators typically restricted to few predefined architectural patterns.
- \triangle HDL code generated by most ESL tools is nothing else than a translation of software code and inadequate for circuit synthesis.
- \bigtriangleup HDLs are indispensable for modeling library cells and virtual components.

Key concepts and constructs of VHDL Key concepts and constructs of SystemVerilog Automatic circuit synthesis from HDL models Conclusions Why hardware synthesis? Alternatives for modeling digital hardware Why bother learning hardware description languages? A first look at VHDL and SystemVerilog

Why bother learning hardware description languages? II

 $\bigtriangleup\,$ HDLs are being used all along digital VLSI design flows.

Des	ign stage	Main	Level of		Predominant
& model		purpose	abstraction	Timing	languages
1.	Algorithmic	system-level	behavioral	none	C, Matlab
	model	simulation		tentative	VHDL, SysVer
2.	RTL	simulation	register	optional fake delays	VHDL, SysVer
	model	synthesis	transfer	constraints in Tcl	
3.	Post-synthesis	simulation,	gate level	estimated with	Verilog,
	netlist	timing analysis,		wire load models	(VHDL&VITAL)
		place & route			
4.	Post-layout	simulation,	gate level	extracted from	Verilog,
	netlist	timing analysis,		layout and	(VHDL&VITAL)
		sign-off		back-annotated	

Key concepts and constructs of VHDL Key concepts and constructs of SystemVerilog Automatic circuit synthesis from HDL models Conclusions Why hardware synthesis? Alternatives for modeling digital hardware **Why bother learning hardware description languages?** A first look at VHDL and SystemVerilog

Why bother learning hardware description languages? II

 $\bigtriangleup\,$ HDLs are being used all along digital VLSI design flows.

Design stage		Main	Level of		Predominant
& model		purpose	abstraction	Timing	languages
1.	Algorithmic	system-level	behavioral	none	C, Matlab
	model	simulation		tentative	VHDL, SysVer
2.	RTL	simulation	register	optional fake delays	VHDL, SysVer
	model	synthesis	transfer	constraints in Tcl	
3.	Post-synthesis	simulation,	gate level	estimated with	Verilog,
	netlist	timing analysis,		wire load models	(VHDL&VITAL)
		place & route			
4.	Post-layout	simulation,	gate level	extracted from	Verilog,
	netlist	timing analysis,		layout and	(VHDL&VITAL)
		sign-off		back-annotated	

Conclusion

For the foreseeable future, VHDL and SystemVerilog are bound to remain prominent hubs for all VLSI design activities.

Key concepts and constructs of VHDL Key concepts and constructs of SystemVerilog Automatic circuit synthesis from HDL models Conclusions Why hardware synthesis? Alternatives for modeling digital hardware Why bother learning hardware description languages? A first look at VHDL and SystemVerilog

Requirements for HDLs

Show around a motherboard or some other mounted PCB.

What features must a formal language have to capture the essence of electronic circuitry?

Key concepts and constructs of VHDL Key concepts and constructs of SystemVerilog Automatic circuit synthesis from HDL models Conclusions Why hardware synthesis? Alternatives for modeling digital hardware Why bother learning hardware description languages? A first look at VHDL and SystemVerilog

A first look at VHDL and SystemVerilog

In a nutshell, HDLs can be characterized as follows:

- HDL = Structured programming language
 - + circuit hierarchy and connectivity
 - + interacting concurrent processes
 - + a discrete replacement for electrical signals
 - + an event-driven scheme of execution
 - + model parametrization facilities
 - + verification aids



Chapter 5

Key concepts and constructs of VHDL Key concepts and constructs of SystemVerilog Automatic circuit synthesis from HDL models Conclusions Why hardware synthesis? Alternatives for modeling digital hardware Why bother learning hardware description languages? A first look at VHDL and SystemVerilog

A first look at VHDL and SystemVerilog

In a nutshell, HDLs can be characterized as follows:

- $\mathsf{HDL} \quad = \quad \mathsf{Structured} \ \mathsf{programming} \ \mathsf{language}$
 - + circuit hierarchy and connectivity
 - + interacting concurrent processes
 - + a discrete replacement for electrical signals
 - + an event-driven scheme of execution
 - + model parametrization facilities
 - + verification aids

Limitation:

• No way to express timing constraints





Chapter 5

Key concepts and constructs of VHDL Key concepts and constructs of SystemVerilog Automatic circuit synthesis from HDL models Conclusions Why hardware synthesis? Alternatives for modeling digital hardware Why bother learning hardware description languages? A first look at VHDL and SystemVerilog

Two words of caution ...

Linguistic ambiguity in the context of hardware modeling:

Meaning of "sequential" with reference to	Synonym	Antonyms
 program execution during simulation 	step-by-step	concurrent, parallel
 nature of circuit being modeled 	memorizing	combinational, memoryless

Key concepts and constructs of VHDL Key concepts and constructs of SystemVerilog Automatic circuit synthesis from HDL models Conclusions Why hardware synthesis? Alternatives for modeling digital hardware Why bother learning hardware description languages? A first look at VHDL and SystemVerilog

... before we go into the details

Teaching follows two threads:

Lab hours Become acquainted with software tools and acquire coding skills.

Lectures Understand the underlying concepts and mechanisms.

- modeling of electrical phenomena
- simulation cycle
- testbench design
- synthesis procedure
- handling of macrocells (RAM)
- delay modeling, timing checks, timing constraints
- ► code portability

...

Key concepts and constructs of VHDL Key concepts and constructs of SystemVerilog Automatic circuit synthesis from HDL models Conclusions Why hardware synthesis? Alternatives for modeling digital hardware Why bother learning hardware description languages? A first look at VHDL and SystemVerilog

15/227

... before we go into the details

Teaching follows two threads:

Lab hours Become acquainted with software tools and acquire coding skills.

Lectures Understand the underlying concepts and mechanisms.

- modeling of electrical phenomena
- simulation cycle
- testbench design
- synthesis procedure
- handling of macrocells (RAM)
- delay modeling, timing checks, timing constraints
- ► code portability

► ...

Both are needed! Circuit design is neither pure theory nor ignorant hacking.

A fool with a tool is still a fool.



Lircuit hierarchy and connectivity interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Key concepts and constructs of VHDL

For a SystemVerilog course, skip the next 95 or so slides.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization

Hardware description language requirements

HDL requirement no.1

Means for expressing how circuits are being composed from subcircuits and how those subcircuits connect to each other.

Circuit hierarchy and connectivity

Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming language:

1st HDL capability: Circuit hierarchy and connectivity





Figure: Hierarchical composition ...

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Entity declaration

Specifies the external interface of a design entity (small or large).



A port list declares all signals of an entity that are accessible from outside (i.e. the terminals of a circuit as opposed to its inner nodes).

Circuit hierarchy and connectivity

Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Architecture body I: a structural circuit model




Figure: Linear-feedback shift register circuit to be described.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Architecture body I: a structural circuit model

Refer to transparency lfsr4struc.vhd for code!

Describes a circuit or netlist assembled from components and wires.

- 1. Declare all components to be used.
- 2. Declare all signals that run back and forth unless they are already known from the port clause.
- 3. Instantiate components specifying all terminal-to-signal connections.

Circuit hierarchy ad connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

22 / 227

How to compose a circuit from components

How do you proceed when asked to fit a circuit board with components?

- 1. Think of a part's exact name, e.g. GTECH_FD2
- 2. Fetch a copy and assign it some unique identifier it, e.g. u10
- 3. Solder its terminals to existing metal pads on the board

The component instantiation statement does exactly that. Example:

```
u10 : GTECH_FD2

port map( D => n11,

CP => Clk_CI,

CD => Rst_RBI,

Q => State_DP(1) );
```

Note

The association operator => does not indicate an assignment but an association of two signals that stands for an electrical connection.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The essence of structural circuit modeling

- VHDL can describe the hierarchical composition of a circuit by
 - instantiating components or entities and by
 - interconnecting them with the aid of signals.
- Structural HDL models hold the same information as circuit netlists do.
- Manually writing structural HDL models is not particularly attractive.
- Most structural models are in fact obtained from RTL models by automatic synthesis.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The essence of <u>structural</u> circuit modeling

- VHDL can describe the hierarchical composition of a circuit by
 - instantiating components or entities and by
 - interconnecting them with the aid of signals.
- Structural HDL models hold the same information as circuit netlists do.
- Manually writing structural HDL models is not particularly attractive.
- Most structural models are in fact obtained from RTL models by automatic synthesis.

HDL requirement no.2

Means for expressing circuit behavior including the combined effects of multiple subcircuits that operate jointly and concurrently.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

2nd HDL capability: Interacting concurrent processes




Figure: ... plus behavior modeled with the aid of concurrent processes ...

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Constants, variables, and signals

What everyone knows from software languages:

- Constant declaration
 Example constant FERMAT_PRIME_4 : integer := 65537;
- Variable declaration Examples

variable Brd : real := 2.48678E5; variable Ddr : real := 1.08179E5;

 Variable assignment Example

Brd := Brd + Ddr;

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Constants, variables, and signals

What everyone knows from software languages:

- Constant declaration
 Example constant FERMAT_PRIME_4 : integer := 65537;
- > Variable declaration
 Examples variable Brd : real := 2.48678E5;
- variable Ddr : real := 1.08179E5;
 Variable assignment Example Brd := Brd + Ddr;
- ... plus a special vehicle for exchanging information between processes:
 - Signal declaration
 Example signal Error_D, Actual_D, Wanted_D : integer := 0;
 - > Signal assignment. Example Error_D <= Actual_D - Wanted_D;</pre>

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Practical advice

Hints

- ► VHDL is case-insensitive, e.g. clk_ci = CLK_CI (except for extended identifiers written between backslashes, e.g. \clk_ci \ ≠ \CLK_CI \).
- ▶ Naming a signal or a port In or Out is all too tempting, yet these are reserved words in VHDL. We recommend Inp and Oup instead.
- Two distinct symbols are being used for variable assignment := and for signal assignment <= .</p>
- Code is easier to read when signals can be told from variables by their visual appearance. We append an underscore followed by a suffix of upper-case letters to signals, e.g. Carry_DB, AddrCnt_SN, Irq_AMI.

Details of our naming convention are to follow in chapter 6 "The Case for Synchronous Design".

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to describe combinational logic behaviorally I

- 1. Concurrent signal assignment:
 - Syntactically simplest form of a process.
 - Drives one signal.

Example:

signal Aa_D, Bb_D, Cc_D, Oup_D : std_logic;

```
Oup_D <= Aa_D xor (Bb_D and not Cc_D)</pre>
```

 Typically used to model some combinational behavior (such as an arithmetic or logic operation) when there is no need for branching.

Glimpse ahead: A concurrent/selected/conditional signal assignment gets activated by any change of any signal on the right-hand side.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to describe combinational logic behaviorally II

2. Selected signal assignment. Example:

.

with ThisMonth_D select
ThisQuarter_D <= Q1ST when JANUARY | FEBRUARY | MARCH,
 Q2ND when APRIL | MAY | JUNE,
 Q3RD when JULY | AUGUST | SEPTEMBER,
 Q4TH when others;</pre>

> This is a form of conditional execution reminiscent of a multiplexer.

Note: The | symbol separates choices, it does not express a logic or operation.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to describe combinational logic behaviorally III

3. Conditional signal assignment. Example:

```
subtype day is integer range 1 to 31;
signal ThisDay_D is day;
signal Spring_D is boolean;
.....
```

```
Spring_D <= true when (ThisMonth_D=MARCH and ThisDay_D>=21) or
ThisMonth_D=APRIL or ThisMonth_D=MAY or
(ThisMonth_D=JUNE and ThisDay_D<=20)
else false;
```

This is a syntactically different form of conditional execution.

Note: There are two <= symbols here. One stands for a signal assignment, the other for a comparison operator.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to describe combinational logic behaviorally IV

4. Process statement.

Example:

```
memless1: process (all)
begin
   Spring_D <= false; -- execution begins here
   if ThisMonth_D=MARCH and ThisDay_D>=21 then Spring_D <= true; end if;
   if ThisMonth_D=APRIL then Spring_D <= true; end if;
   if ThisMonth_D=MAY then Spring_D <= true; end if;
   if ThisMonth_D=JUNE and ThisDay_D<=20 then Spring_D <= true; end if;
end process memless1; -- process suspends here</pre>
```

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Process statement versus signal assignments

When compared to a concurrent/selected/conditional signal assignment, a process statement

- is capable of updating two or more signals at a time,
- captures the instructions for doing so in a sequence of statements that may not only include branching but also loops,
- gives the liberty to make use of variables for temporary storage,
- provides more detailed control over the conditions for activation.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Process statement versus signal assignments

When compared to a concurrent/selected/conditional signal assignment, a process statement

- is capable of updating two or more signals at a time,
- captures the instructions for doing so in a sequence of statements that may not only include branching but also loops,
- gives the liberty to make use of variables for temporary storage,
- provides more detailed control over the conditions for activation.

Observation

The process statement is best summed up as being concurrent outside and sequential inside.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to describe a register behaviorally


- Code example of an edge-triggered register that features
 - 1. an asynchronous reset,
 - 2. a synchronous load, and
 - 3. an enable.

```
p_memzing : process (Clk_C,Rst_RB)
begin
   -- activities triggered by asynchronous reset
   if Rst_RB='0' then
      State DP <= (others => '0'): -- shorthand for all bits zero
   -- activities triggered by rising edge of clock
   elsif Clk_C'event and Clk_C='1' then
      -- when synchronous load is asserted
      if Lod_S='1' then
         State_DP <= (others => '1'); -- shorthand for all bits one
      -- else assume new value iff enable is asserted
      elsif Ena_S='1' then
         State_DP <= State_DN; -- admit next state into state register</pre>
      end if:
   end if:
end process p_memzing;
```

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Architecture body II: a behavioral circuit model

Describes how concurrent processes interact via signals and how they alter them.



Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The essence of <u>behavioral</u> circuit modeling

In VHDL, the behavior of a digital circuit typically gets described by a collection of concurrent processes that


- execute simultaneously, that
- communicate via signals, and where
- each such process represents some subfunction.

Hint for RTL synthesis

- Model each register with a process statement.
- Prefer concurrent, selected, and conditional signal assignments for describing the combinational logic in between.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Hardware modeling styles



Observation

VHDL allows for procedural, dataflow, and structural modeling styles to be freely combined in a single model.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Procedural, dataflow, and structural models compared I

Refer to transparency fulladd.vhd for code!

Compare in terms of

- 1. number of processes
- 2. number of internal signals
- 3. number of variables
- 4. impact of ordering of statements
- 5. interaction with event queue
- 6. portability of source code

Note: Adders are normally synthesized from algebraic expressions, a full-adder has been chosen here for its simplicity and obviousness.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Procedural, dataflow, and structural models compared II




Figure: Modeling styles illustrated with a full adder as example.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Example: The ones counter

Refer to transparency onescnt.vhd for code!

Observe

- 1. In spite of its name, this is a memoryless subfunction that finds applications in large adder circuits.
- 2. The output is a 3 bit number that indicates how many of the four input bits are 1 (logic high).
- 3. The great diversity of modeling styles to express exactly the same functionality.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Example: The ones counter

Refer to transparency onescnt.vhd for code!

Observe

- 1. In spite of its name, this is a memoryless subfunction that finds applications in large adder circuits.
- 2. The output is a 3 bit number that indicates how many of the four input bits are 1 (logic high).
- 3. The great diversity of modeling styles to express exactly the same functionality.

Observation

Some code examples are compact and easy to understand, others are more cryptic or tend to grow exponentially.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

3rd capabilitity: A discrete replacement for electrical signals




Figure: ... plus data types for modeling electrical phenomena ...

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

What you ought to know about bidirectional busses I




Figure: Memory read and write transfers in a computer.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

What you ought to know about bidirectional busses II

Requirements:

- Each bidirectional line is to be driven from multiple places, so one needs a multi-driver signal (as opposed to a single-driver signal).
- Driving alternates.
- Buffers must be able to electrically release the line hence the name "three-state" output (0, 1, disabled output = high-impedance state).
- Requires some kind of access control mechanism (centralized or distributed).

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

What you ought to know about bidirectional busses II

Requirements:

- Each bidirectional line is to be driven from multiple places, so one needs a multi-driver signal (as opposed to a single-driver signal).
- Driving alternates.
- Buffers must be able to electrically release the line hence the name "three-state" output (0, 1, disabled output = high-impedance state).
- Requires some kind of access control mechanism (centralized or distributed).

Failure modes:

- ► Stationary drive conflict → functional failure or damage.
- Floating voltage \mapsto electrically undesirable condition.

Presentation focusses on HDL modeling, remedies to be discussed in chapter 10 "Gate- and Transistor-Level Design".

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Why do binary types not suffice to model digital circuits?

Digital circuits exhibit characteristics and phenomena such as

- transients,
- three-state outputs,
- drive conflicts, and
- power-up

that can not be modeled with 0 and 1 alone.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Why do binary types not suffice to model digital circuits?

Digital circuits exhibit characteristics and phenomena such as

- transients,
- three-state outputs,
- drive conflicts, and
- power-up

that can not be modeled with 0 and 1 alone.

HDL requirement no.3

A multi-valued logic system capable of capturing the effects of both node voltage and source impedance.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The IEEE 1164 logic system I

Voltage is quantized into three logic states

- \circ low logic low, that is below U_l .
- \circ high logic high, that is above U_h .
- unknown either "low", "high" or anything in between
 - e.g. as a result from a short between two drivers.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The IEEE 1164 logic system I

Voltage is quantized into three logic states \circ low \circ high \circ high \circ unknowneither "low", "high" or anything in between

e.g. as a result from a short between two drivers.

Source impedance gets mapped onto three drive strengths

- \circ strong $% \left({\left| {{{\rm{sc}}} \right|_{\rm{sc}}} \right)$ as exhibited by a driving output
- \circ high-impedance as exhibited by a disabled three-state output
- weak somewhere between "strong" and "high-impedance"

e.g. as exhibited by a passive pull-up/down resistor.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The IEEE 1164 logic system II

No charge retention in high-impedance state \rightsquigarrow

- charged low
- charged high
- charged unknown

are all merged into a single value of undetermined state (voltage).

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The IEEE 1164 logic system II

No charge retention in high-impedance state \rightsquigarrow

- charged low
- charged high
- charged unknown

are all merged into a single value of undetermined state (voltage).

Two extra logic values are added, namely: • uninitialized signal has never been assigned any value since power-up (applicable to simulation only). • don't care don't care condition for logic minimization, distinction between "low" or "high" immaterial (applicable to synthesis only).

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The IEEE 1164 logic system III

Uses a total of nine logic values to model electrical signals.

logic valu	$e \rightarrow$	logic state			
↓		low	unknown	high	
uninitializ	ized U				
	strong	0	Х	1	
strength	weak	L	W	Н	
	high-impedance	Z	Z	Z	
don't care			-		

Defines two data types that share the above set of values:

$\circ \texttt{std}_\texttt{ulogic}$	type	Difference to be
\circ std_logic	subtype	explained soon

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Illustrations




Figure: The IEEE 1164 standard MVL-9 illustrated.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Collapsing of logic values during synthesis

L and H are not normally honored by synthesis software. Most synthesis tools collapse "meaningless" (to them) values to more sensible ones, e.g.

- ▶ L → 0
- ▶ H → 1
- X or $W \mapsto$ -

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Collapsing of logic values during synthesis

L and H are not normally honored by synthesis software. Most synthesis tools collapse "meaningless" (to them) values to more sensible ones, e.g.

- ▶ L → 0
- ▶ H → 1
- \blacktriangleright X or W \mapsto –

Hint for RTL synthesis

For the sake of clarity and portability, do not use logic values other than 0, 1, Z and – in VHDL source code that is intended for synthesis.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to model a bidirectional line in VHDL I

Want to model a circuit node that can be driven from multiple subcircuits? \rightsquigarrow Use two or more conditional signal assignments.

Example:

signal Com_DZ, Aa_D, Bb_D, SelA_S, SelB_S : std_logic;

```
Com_DZ <= not Aa_D when SelA_S='1' else 'Z';
.....
Com_DZ <= not Bb_D when SelB_S='1' else 'Z';
.....
```

Note


Node Com_DZ is left floating when neither of the two drivers is enabled.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

SelA S

Aa D

How to model a bidirectional line in VHDL II



single-driver signals Pp_DZ and Qq_DZ may assume distinct logic values, no difference between std ulogic and std logic if multi-driver signal Com_DZ is of type std_ulogic then an error message gets issued std_logic then the conflict is resolved to Com DZ = 1

Com DZ

SelB S


Bb D

х


b)

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to model a bidirectional line in VHDL II



single-driver signals Pp_DZ and Qq_DZ may assume distinct logic values, no difference between std ulogic and std logic



if multi-driver signal Com_DZ is of type
std_ulogic then an error message gets issued
std_logic then the conflict is resolved to Com_DZ = 1

Observation

b)

The distinction between types std_ulogic and std_logic matters only when simulating a multi-driver node:

std_logictacitely resolves all conflicts that might occurstd_ulogicgenerates a message in case of conflict

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The IEEE 1164 standard resolution function

resolution function "resolved"								
consta 	nt resolut							
	U	X 0	1 Z		_			
	('U', ' ('U', ' ('U', ' ('U', ' ('U', ' ('U', ' ('U', '	'X', 'X', 'X', '0', 'X', '0', 'X', '0', 'X', '0', 'X', '0', 'X', '0', 'X', '0',	'X', 'X', 'X', 'O', '1', '1', '1', 'Z', '1', 'W', '1', 'L', '1', 'H',	'X', '0', '1', 'W', 'W', 'W', 'W',	'X', 'O', '1', 'L', 'W', 'L', 'W',	'X', 'O', '1', 'H', 'W', 'W', 'H',	, X, , X, , X, , X, , X, , X, , X,), U), X), 0), 1), Z), W), L), H), -
);								

► This is the default resolution function, others can be added.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Data type std_logic versus std_ulogic

- Signals of type std_logic can accommodate multiple drivers whereas those of type std_ulogic can not.
- An error message will tell should a std_ulogic-type signal accidentally get involved in a naming conflict, so this is the more conservative choice.
- A signal is allowed to be driven from multiple processes iff a resolution function is defined that determines the outcome.
- There can be no such thing as a resolution function for variables, neither for bit, bit_vector, integer, real, and similar data types.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Data types for modeling single-bit signals

data type	bit	std_ulogic	std_logic			
defined in	VHDL	ieee.std_logic_1164				
value set per binary digit	2	9				
for simulation purposes						
modeling of power-up phase	no	yes	yes			
modeling of weakly driven nodes	no	yes	yes			
modeling of multi-driver nodes	no	yes	yes			
handling of drive conflicts	n.a.	reported	resolved			
for synthesis purposes						
three-state drivers	no	yes	yes			
don't care conditions	no	yes	yes			

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Data types for modeling multi-bit signals

data type(s)	integer,	bit_	std_logic	signed,	signed,
	natural,	vector	_vector	unsigned	unsigned
	positive				
defined in	VHDL	VHDL	ieee.	ieee.	ieee.
			std_logic	numeric	numeric
			_1164	_bit	_std
value set per binary digit	2	2	9	2	9
word width	32 bit	at the programmer's discretion			ion
arithmetic operations	yes	no	no	yes	yes
logic operations	no	yes	yes	yes	yes
access to subwords or bits	no	yes	yes	yes	yes
modeling of electrical effects	no	no	yes	no	yes

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Data types for modeling multi-bit signals

data type(s)	integer,	bit_	std_logic	signed,	signed,
	natural,	vector	_vector	unsigned	unsigned
	positive				
defined in	VHDL	VHDL	ieee.	ieee.	ieee.
			std_logic	numeric	numeric
			_1164	_bit	_std
value set per binary digit	2	2	9	2	9
word width	32 bit	at the programmer's discretion			ion
arithmetic operations	yes	no	no	yes	yes
logic operations	no	yes	yes	yes	yes
access to subwords or bits	no	yes	yes	yes	yes
modeling of electrical effects	no	no	yes	no	yes

► VHDL is strongly typed = extensive type checking is performed → must convert before assignment or comparison across types.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Converting between data types




Figure: VHDL type conversion paths (chart courtesy of Dr. Jürgen Wassner).

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Orientation of binary vectors

Hint

Any vector that contains a data item coded in some positional number system should consistently be declared as $(i_{MSB} \text{ downto } i_{LSB})$ where 2^i is the weight of the binary digit with index *i*.

The MSB so has the highest index assigned to it and appears in the customary leftmost position because $i_{MSB} \ge i_{LSB}$. Example signal Hour_D : unsigned(4 downto 0) := "10111";

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Orientation of binary vectors

Hint

Any vector that contains a data item coded in some positional number system should consistently be declared as $(i_{MSB} \text{ downto } i_{LSB})$ where 2^i is the weight of the binary digit with index *i*.

The MSB so has the highest index assigned to it and appears in the customary leftmost position because $i_{MSB} \ge i_{LSB}$. Example signal Hour_D : unsigned(4 downto 0) := "10111";

Types unsigned and signed are for integer numbers:



Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Orientation of binary vectors

Hint

Any vector that contains a data item coded in some positional number system should consistently be declared as $(i_{MSB} \text{ downto } i_{LSB})$ where 2^i is the weight of the binary digit with index *i*.

The MSB so has the highest index assigned to it and appears in the customary leftmost position because $i_{MSB} \ge i_{LSB}$. Example signal Hour_D : unsigned(4 downto 0) := "10111";

Types unsigned and signed are for integer numbers:



What about fractional parts .ff...f ?

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Data types for fractional and floating point numbers

Introduced with the IEEE 1076-2008 revision.

type prefix	unresolved_			unresolved
data type	ufixed	sfixed	float	resolved
defined in	fixed_		$float_{-}$	
	$generic_{-}$		$generic_{-}$	
	pkg		pkg	
arithmetics	fixed point		floating point	
	unsigned	signed		
word width	at the programmer's discretion			
arithmetic operations	yes			
logic operations	yes			
access to subwords or bits	yes			
modeling of electrical effects	yes (resolved)			

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Data types for fractional numbers

Both signed and unsigned formats exist; 2'C format used for signed numbers.

Unsigned example

signal HourWithQuarter_D : ufixed(4 downto -2) := "1011111";

```
iiiii.ff (\mapsto range 0 to 11111.11<sub>2</sub> = 31.75<sub>10</sub>
```

```
in steps of \frac{1}{4}, initial value = 10111.11<sub>2</sub> = 23.75<sub>10</sub>)
```

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Data types for fractional numbers

Both signed and unsigned formats exist; 2'C format used for signed numbers.

```
Unsigned example

signal HourWithQuarter_D : ufixed(4 downto -2) := "1011111";

iiiii.ff (\mapsto range 0 to 11111.11<sub>2</sub> = 31.75<sub>10</sub>

in steps of \frac{1}{4}, initial value = 10111.11<sub>2</sub> = 23.75<sub>10</sub>)

Signed example

signal HourWithQuarter_D : sfixed(4 downto -2) := "1011111";
```

siiii.ff (\mapsto range 10000.00₂ = -16.00₁₀ to 01111.11₂ = 15.75₁₀ in steps of $\frac{1}{4}$, initial value = 10111.11₂ = -9.75₁₀)

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Data types for fractional numbers

Both signed and unsigned formats exist; 2'C format used for signed numbers.

```
Unsigned example

signal HourWithQuarter_D : ufixed(4 downto -2) := "1011111";

iiiii.ff] (\mapsto range 0 to 11111.11<sub>2</sub> = 31.75<sub>10</sub>

in steps of \frac{1}{4}, initial value = 10111.11<sub>2</sub> = 23.75<sub>10</sub>)

Signed example

signal HourWithQuarter_D : sfixed(4 downto -2) := "1011111";

siiii.ff] (\mapsto range 10000.00<sub>2</sub> = -16.00<sub>10</sub> to 01111.11<sub>2</sub> = 15.75<sub>10</sub>)
```

in steps of $\frac{1}{4}$, initial value = 10111.11₂ = -9.75₁₀)

- For maximum versatility, some arithmetic aspects are kept user-adjustable via generics:
 - Rounding behavior. (round \approx vs. truncate \downarrow).
 - ► Overflow behavior (saturate _____ vs. wrap around ////).
 - Number of guard bits for division operation (extra digit positions used to reduce the roundoff error)

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Data types for floating point numbers

Floating point numbers include a sign bit and an exponent by definition.

- Formats adhere to the principles of the IEEE 754 standard, except # of bits for exponent and mantissa are defined in type declaration.
- Mantissa is coded as a fractional number in 2'C format.
- Exponent is coded in O-B (offset-binary) format.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Data types for floating point numbers

Floating point numbers include a sign bit and an exponent by definition.

- Formats adhere to the principles of the IEEE 754 standard, except # of bits for exponent and mantissa are defined in type declaration.
- Mantissa is coded as a fractional number in 2'C format.
- Exponent is coded in O-B (offset-binary) format.

Example

signal ToyFloat_D : float(5 downto -8);

The number format so specified is seeeee.ffffffff where

- #e = 5 and #f = 8
- s stands for the sign bit (of the mantissa)
- each e stands for one bit of the exponent (with an offset $2^{\#e-1}-1=15$)
- ▶ each f stands for one bit of the mantissa (normalized to the interval [1...2) and with binary weights from ¹/₂ all the way down to ¹/₂₅₆)

Online translators available on the Internet!

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

4th HDL capability: An event-based model of time




Figure: ... plus an event queue mechanism that governs process activation ...

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How does VHDL simulation work? I

Please recall:

A signal's value can be altered by any of ...

- Concurrent signal assignment (simplest)
- Selected signal assignment
- Conditional signal assignment
- process statement (most powerful).

Make sure to understand

 All the above constructs are concurrent processes aka threads of execution (in the sense of the German "nebenläufiger Prozess").

 "process statement", in contrast, refers to a specific VHDL language construct (identified by the presence of the reserved word process).

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How does VHDL simulation work? II

- A typical circuit model comprises many many processes.
- No more than a few processor cores are normally available for running the simulation code.
- Yet, simulation is to yield the same result as if all processes were operating simultaneously.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How does VHDL simulation work? II

- A typical circuit model comprises many many processes.
- No more than a few processor cores are normally available for running the simulation code.
- Yet, simulation is to yield the same result as if all processes were operating simultaneously.

HDL requirement no.4

A mechanism that schedules processes for sequential execution and that combines their effects such as to perfectly mimic concurrency.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Notions of time

Simulation time is to an HDL what physical time is to the hardware being modeled. The simulator can be thought to maintain some kind of stop watch that registers the progress of simulation time.

Execution time (aka wall clock) refers to the time a computer takes to execute statements from the program code during simulation.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Notions of time

Simulation time is to an HDL what physical time is to the hardware being modeled. The simulator can be thought to maintain some kind of stop watch that registers the progress of simulation time.

Execution time (aka wall clock) refers to the time a computer takes to execute statements from the program code during simulation.

- In VHDL simulation, the continuum of time gets subdivided by events each of which occurs at a precise moment of simulation time.
- ► An event is said to happen whenever the value of a signal changes.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Event-driven simulation I

Event-driven simulation works in cycles where three stages alternate:

- 1. Advance simulation time to the next transaction thereby making it the current one.
- 2. Set all signals that are to be updated at the present moment of time to the target value associated with the current transaction.
- 3. Invoke all processes that need to respond to the new situation. Every signal assignment there supposed to modify a signal's value causes a transaction to be entered into the event queue at that point in the future when the signal is anticipated to take on its new value.

Go to 1. and start a new simulation cycle.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The event-queue mechanism




Figure: Interactions between the event queue and processes in VHDL.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Event-driven simulation II

- Simulation stops when the event queue becomes empty or when simulation time reaches some predefined final value.
- As nothing happens between transactions, an event-driven simulator essentially skips from one transaction to the next.
 No computational resources are wasted while models sit idle.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Event-driven simulation II

- Simulation stops when the event queue becomes empty or when simulation time reaches some predefined final value.
- As nothing happens between transactions, an event-driven simulator essentially skips from one transaction to the next.
 No computational resources are wasted while models sit idle.

Note the analogy between event queue and agenda

- Events are observable from the past evolution of a signal's value.
- Transactions reflect future plans that may or may not materialize.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Delay modeling for simulation I

Ramps can not be modeled.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Delay modeling for simulation II

Observation

The δ delay serves to maintain a consistent order of transactions in models that include zero delays.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Delay modeling for simulation II

Observation

The δ delay serves to maintain a consistent order of transactions in models that include zero delays.

When simulating models with no delays (other than δ), it becomes difficult to distinguish between cause and effect from waveform output

as the respective events appear to coincide.

Hint

Fake delays help to visually tell apart cause and effect.

Example

Oup_D <= InpA_D + InpB_D after FAKEDELAY;</pre>

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Signal versus variable I




Figure: The past, present and future of VHDL variables and signals.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Signal versus variable II

VHDL property

- VHDL signals convey time-varying information between processes via the event queue. They are instrumental in process invocation which is directed by the same mechanism.
- As opposed to this, variables are confined to within a process statement or a subprogram and do not interact with the event queue in any way.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Watch out, frequent misconception!

Effects of variable and signal assignments.

Variable assignment (:=) Effect felt immediately, that is, in the next statement exactly as in any programming language.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Watch out, frequent misconception!

Effects of variable and signal assignments.

Variable assignment (:=) Effect felt immediately, that is, in the next statement exactly as in any programming language.

Signal assignment (<=) Does not become effective before the delay specified in the after clause has expired.

In the absence of an explicit indication, there is a delay of one simulation cycle, so the effect can never be felt in the next statement.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Event-driven simulation III

A process is either active or suspended at any time. Simulation time is stopped while the code of the processes presently active is being carried out.

This implies:

- All active processes are executed concurrently with respect to simulation time.
- All sequential statements inside a process statement are executed in zero simulation time.

Note

The order of process invocation with respect to execution time is undetermined.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Insight gained

In software languages:

► Execution strictly follows the order of statements in the source code.

During VHDL simulation:

No fixed ordering for carrying out processes (including concurrent signal assignments and assertion statements).

Important observation

When to invoke a process gets determined solely by events on the signals that run back and forth between processes.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Further details on process activation

VHDL property

Concurrent, selected or conditional signal assignments have no sensitivity list. Any signal on the right-hand side of the assignment activates the process.

```
Spring_D <= true when (ThisMonth_D=MARCH and ThisDay_D>=21) or
ThisMonth_D=APRIL or ThisMonth_D=may or
(ThisMonth_D=JUNE and ThisDay_D<=20)
else false;
```

ThisMonth_D and ThisDay_D act as wake-up signals here.

On to the tricky process statement ...

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Process statement with sensitivity list

VHDL property

The process statement provides a special clause, termed sensitivity list, where all wake-up signals must be declared.

- Upon activation by a wake-up signal, instructions are executed one after the other until the end process statement is reached.
- The process then reverts to its suspended state.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

A process statement may or may not exhibit memory

What happens if signal ThisDay_D is omitted from the sensitivity list?

memwhat: process (ThisMonth_D) <-- this sensitivity list is incomplete
begin</pre>

Spring_D <= false; -- execution begins here</pre>

- if ThisMonth_D=MARCH and ThisDay_D>=21 then Spring_D <= true; end if;</pre>
- if ThisMonth_D=APRIL then Spring_D <= true; end if;</pre>
- if ThisMonth_D=MAY then Spring_D <= true; end if;</pre>
- if ThisMonth_D=JUNE and ThisDay_D<=20 then Spring_D <= true; end if;</pre>

end process memwhat; -- process suspends here

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

A process statement may or may not exhibit memory

What happens if signal ThisDay_D is omitted from the sensitivity list?

memwhat: process (ThisMonth_D) <-- this sensitivity list is incomplete
begin</pre>

```
Spring_D <= false; -- execution begins here
```

- if ThisMonth_D=MARCH and ThisDay_D>=21 then Spring_D <= true; end if;</pre>
- if ThisMonth_D=APRIL then Spring_D <= true; end if;</pre>
- if ThisMonth_D=MAY then Spring_D <= true; end if;</pre>
- if ThisMonth_D=JUNE and ThisDay_D<=20 then Spring_D <= true; end if;</pre>

end process memwhat; -- process suspends here

Events on ThisDay_D are unable to activate the process and, hence, no longer update signal Spring_D. Its current state then depends on past values of ThisDay_D.

The above code implies sequential circuit behavior!

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

A process statement may include wait statements provided it features no sensitivity list.

- Process execution suspends when a wait statement is reached.
- ► The wait statement comes in four flavors that differ in the nature of the condition for process reactivation.

statementwake-up conditionwait on ...an event (value change) on any of the signals listedwait until ...idem plus the logic conditions specified herewait for ...a predetermined lapse of time as specified herewaitnone, sleep forever as no wake-up condition is given

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Process statement with a wait

as an alternative syntax for memless2:

- ► Functionally interchangeable with process memless2 shown before.
- Process execution does not terminate with the end process statement but resumes at the top of the process body.
- wait placed at the end because all processes get activated once until they suspend during initialization at simulation time zero.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Not all process statements are amenable to synthesis

- Accepted coding styles for synthesis:
 - process statement with sensitivity list universally supported with 1 wait idem with ≥ 2 waits not normally supported

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Not all process statements are amenable to synthesis

Accepted coding styles for synthesis:

process statement with sensitivity list	universally supported
with 1 wait	idem
with ≥ 2 waits	not normally supported

Reason:

Each wait statement is allowed to carry its own condition as to when process execution is to resume. Depending on the details, this may imply synchronous or asynchronous behavior.

More detailed reasons follow in the synthesis section.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

What makes a VHDL process statement exhibit sequential behavior?

A process statement implies memory iff one or more of the conditions below apply.

- ▶ The process includes multiple wait on or wait until statements.
- ▶ The process evaluates input signals that have no wake-up capability.
- The process includes variables that get assigned no value before being used.
- The process fails to assign a value to its output signals for every possible combination of values of its inputs.

 \mapsto Circuit synthesized will or will not include flip-flops and/or latches.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Beware of frequent oversights!

If a process statement is to model combinational logic

- Assign to each output for all possible combinations of input values. If a signal's value does not matter, assign a don't care. Not assigning anything implies memory!
- Enumerate all inputs in the sensitivity list.

A syntax option introduced with the IEEE 1076-2008 revision helps:

```
memless1: process (all) <-- This is shorthand for a complete sensitivity list
begin
Spring_D <= false; -- execution begins here
if ThisMonth_D=MARCH and ThisDay_D>=21 then Spring_D <= true; end if;
if ThisMonth_D=APRIL then Spring_D <= true; end if;
if ThisMonth_D=MAY then Spring_D <= true; end if;
if ThisMonth_D=JUNE and ThisDay_D<=20 then Spring_D <= true; end if;
end process memless1; -- process suspends here
```

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Insight gained

VHDL knows of no specific language constructs and of no reserved words that could tell

- a sequential model from a combinational one,
- a synchronous from an asynchronous circuit,
- one type of finite state machine from a different one (Mealy, Moore and Medvedev).

VHDL property

What makes the difference is the detailed construction of the source code!

Hint

Make your intentions explicit in the source code (comments and process labels) to facilitate code understanding and the interpretation of EDA tool reports (presence of latches, number of flip-flops, through paths).

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to safely code sequential circuits

Recommendation

To be safe and universally accepted for synthesis, any process statement that models memorizing behavior must be organized as follows:

```
process (Clk C. Rst R) <----- sensitivity list, no more signals accepted!
begin
   <----- no other statement allowed here!
   -- activities triggered by asynchronous active-high reset
   if Rst_R='1' then
      PresentState_DP <= STARTSTATE;</pre>
      . . . . .
   -- activities triggered by rising edge of clock
   elsif Clk C'event and Clk C='1' then <----- no more term allowed here!
      <----- extra subconditions, if any, accepted here.
      PresentState_DP <= NextState_DN; -- admit next state into state register
      . . . . .
   <----- no further elsif or else clause allowed here!</pre>
   end if:
   <---- no statement allowed here!
end process;
```

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Granularity of VHDL processes

Whether the subfunction being modeled by a concurrent process is simple or complex is entirely open. A single process statement can be made to capture almost anything between

- ► a humble piece of wire or
- ▶ an entire image compression circuit, for instance.

Hint

For the sake of modularity and legibility, do not cram too much functionality into a concurrent process.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Signal/variable initialization vs. hardware reset facility

VHDL supports assigning an initial value in a declaration statement.Examplesignal Acceleration_D : integer := 0;Examplevariable Speed : real := 1.25E2;

The initial value defines the objects's state at t = 0, just before the simulator enters the first simulation cycle.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Signal/variable initialization vs. hardware reset facility

VHDL supports assigning an initial value in a declaration statement.Examplesignal Acceleration_D : integer := 0;Examplevariable Speed : real := 1.25E2;

- The initial value defines the objects's state at t = 0, just before the simulator enters the first simulation cycle.
- ► A hardware reset mechanism remains ready to reconduct the circuit into a predetermined start state at any time t ≥ 0 using a dedicated reset signal distributed to all bistables concerned.

Observation

These are two totally different things. An initialized signal or variable will neither model a reset facility nor synthesize into one.

A code example for how to model a reset has been given just a few slides back.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Detecting clock edges and other signal events

Alternative syntax: if rising_edge(Clk_C) then ... endif; (defined in IEEE 1164 std for std_logic and std_ulogic)

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Detecting clock edges and other signal events

Alternative syntax: if rising_edge(Clk_C) then ... endif; (defined in IEEE 1164 std for std_logic and std_ulogic)

Signal attribute: a named characteristic of a signal, e.g.

- ▶ 'event → typically the only one supported for synthesis
- 'transaction
- 'driving
- 'last_value
- ▶ 'stable → most useful in simulation models
- ► ...
- user-defined

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to check timing conditions

Please recall:

Latches, flip-flops, RAMs, etc. impose timing requirements that must not be violated, otherwise circuit behavior becomes unpredictable.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to check timing conditions

Please recall:

- Latches, flip-flops, RAMs, etc. impose timing requirements that must not be violated, otherwise circuit behavior becomes unpredictable.
- $\rightsquigarrow\,$ A simulation model is in charge of two things:
 - 1. Check whether input waveforms indeed conform with timing requirements (if any).
 - 2. Evaluate input data to update outputs and/or state.

VHDL supports this plan with

- signal attribute 'stable and
- assertion statements.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

87 / 227

How to check timing conditions

Please recall:

- Latches, flip-flops, RAMs, etc. impose timing requirements that must not be violated, otherwise circuit behavior becomes unpredictable.
- $\rightsquigarrow\,$ A simulation model is in charge of two things:
 - 1. Check whether input waveforms indeed conform with timing requirements (if any).
 - 2. Evaluate input data to update outputs and/or state.

VHDL supports this plan with

- signal attribute 'stable and
- assertion statements.

Concurrent assertion statement A passive process capable of checking user-defined properties and of generating a message but not of updating signals.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Example: Setup and hold time checks

```
architecture behavioral of setff is
    signal State_DP : std_logic; -- state signal
begin
```

```
assert (not (Clk_CI'event and Clk_CI='1' and not Dd_DI'stable(1.09 ns)))
    report "setup time violation" severity warning;
assert (not (Dd_DI'event and Clk_CI='1' and not Clk_CI'stable(0.60 ns)))
    report "hold time violation" severity warning;
```

```
memzing: process (Clk_CI, Rst_RBI)
begin
    if Rst_RBI='0' then
        State_DP <= '0';
    elsif Clk_CI'event and Clk_CI='1' then
        State_DP <= Dd_DI;
    end if;
end process memzing;</pre>
```

```
Qq_DO <= State_DP after 0.92 ns;
```

end behavioral;

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Inspecting the event queue to check for timing violations




Figure: Done by searching the event queue for past events.

Observation

Any inspection of the event queue for compliance with timing requirements must necessarily look backward in time.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

5th HDL capability: Facilities for model parametrization




Figure: ... plus parametrization with adjustable quantities and conditional items.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Why it pays to keep HDL models parametrized

- $1. \ \mbox{Imagine you have devised a synthesis model for a datapath unit$
 - 16 data registers
 - 17 arithmetic and logic operations
 - 32 bit word width

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Why it pays to keep HDL models parametrized

- 1. Imagine you have devised a synthesis model for a datapath unit
 - 16 data registers
 - 17 arithmetic and logic operations
 - 32 bit word width
- 2. In addition, you need a similar unit for address computations
 - 5 data registers
 - 8 arithmetic and logic operations
 - 24 bit word width

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

91 / 227

Why it pays to keep HDL models parametrized

- 1. Imagine you have devised a synthesis model for a datapath unit
 - 16 data registers
 - 17 arithmetic and logic operations
 - 32 bit word width
- 2. In addition, you need a similar unit for address computations
 - 5 data registers
 - 8 arithmetic and logic operations
 - 24 bit word width

Easy to derive model 2. by modifying the existing HDL code, but

- maintenance effort doubled
- what if you later needed a third and a fourth model?

HDL requirement no.5

Means for accommodating distinct architecture choices and parameter settings within a single piece of code.

Motivation and background Key concepts and constructs of VHDL Automatic circuit synthesis from HDL models Conclusions
Conclusions
Conclusions
Concepts borrowed from programming languages Generics component parityoddw -- w-input odd parity gate generic (WIDTH : natural range 2 to 32; -- number of inputs with supported range TCD : time := 0 ns, -- contamination delay with default value TPD : time := 1.0 ns); -- propagation delay with default value port (Inp_DI : in std_logic_vector(WIDTH-1 downto 0); Oup_DO : out std_logic);

end component;

.....
constant NUMBITS : natural = 12;
.....
-- component instantiation statement
u173: parityoddw
generic map (WIDTH => NUMBITS, TCD => 0.05 ns, TPD => (NUMBITS * 0.1 ns))

```
port map ( Inp_DI => DataVec_D , Oup_DO => Parbit_D );
```

Signals carry time-varying info between processes and design entities. Generics serve to disseminate time-invariant details to design entities, they do not have any direct hardware counterpart.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Conditional spawning of processes I

Consider a cellular automaton: Game of Life by John H. Conway (1970)

Show http://www.bitstorm.org/gameoflife/



Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Conditional spawning of processes I

Consider a cellular automaton: Game of Life by John H. Conway (1970)

Show http://www.bitstorm.org/gameoflife/



HDL requirement no.5'

Means for varying the number of processes (and of components too) as a function of parameter settings made after the source code is frozen.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Conditional spawning of processes II

The generate statement

- allows to decide on the number of concurrent processes immediately before simulation or synthesis begins with no changes to the basic code
- produces processes under control of constants and generics
- comes in two flavors
 - if ... generate
 - to capture the conditional presence or absence of a process

for ... generate

to capture a number of replications of a process where the number is subject to change

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Example: Game of Life

.

```
. . . . .
-- spawn a process for each cell in the array
row : for ih in HEIGHT-1 downto 0 generate -- repetitive generation
   cell : for iw in WIDTH-1 downto 0 generate -- repetitive generation
      memzing: process(Clk_C)
         subtype live_neighbors_type is integer range 0 to 8;
         variable live_neighbors : live_neighbors_type;
      begin
         if Clk C'event and Clk C='1' then
            live_neighbors := live_neighbors_at(ih,iw);
            if State_DP(ih,iw)='0' and live_neighbors=3 then
               State_DP(ih,iw) <= '1'; -- birth</pre>
            elsif State_DP(ih,iw)='1' and live_neighbors<=1 then</pre>
               State DP(ih.iw) <= '0': -- death from isolation
            elsif State_DP(ih, iw)='1' and live_neighbors>=4 then
               State DP(ih.iw) <= '0': -- death from overcrowding
            end if:
         end if:
      end process memzing;
   end generate cell;
end generate row;
```

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Conditional instantiation of components

The generate mechanism also works for component instantiation.

Refer to transparency binary2gray.vhd(structural) for code!

As usual:

- 1. Declare all components to be used.
- 2. Declare all signals that run back and forth unless they are already known from the port clause.
- 3. Instantiate components specifying all terminal-to-signal connections.

New:

4. Use if ... generate and for ... generate statements to make instantiation conditional.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Multiple models for one circuit block

VHDL accepts multiple architecture bodies for the same entity declaration. Why would you want that?

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages


Multiple models for one circuit block

VHDL accepts multiple architecture bodies for the same entity declaration. Why would you want that?

- Because over a design cycle the same functionality needs to be modeled at distinct levels of detail.
 - 1. Algorithmic model (purely behavioral)
 - 2. RTL model (for simulation and synthesis)
 - 3. Post synthesis gate-level netlist (timing estimated)
 - 4. Post layout gate-level netlist (timing back-annotated)
- ► To evaluate different circuit implementations for one block (in terms of A, t_{lp}, E, etc.).

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Entity declaration versus architecture body



© Hubert Kaeslin Microelectronics Design Center ETH Zürich

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Configuration specification and binding

With multiple architecture bodies, there must be a way to indicate which one to use for simulation and synthesis ~ configuration specification statement.

for u113: binary2gray use entity binary2gray(behavioral); for u188: binary2gray use entity binary2gray(structural);

The mechanism is more general. A component instantiated under one name can be bound to an entity with a different name, and this binding does not need to be the same for all instances of that component.

for all: xnor2_gate use entity GTECH_XNOR2(behavioral);
for all: inverter_gate use entity GTECH_NOT(behavioral);

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Configuration specification and binding

With multiple architecture bodies, there must be a way to indicate which one to use for simulation and synthesis ~ configuration specification statement.

for u113: binary2gray use entity binary2gray(behavioral); for u188: binary2gray use entity binary2gray(structural);

The mechanism is more general. A component instantiated under one name can be bound to an entity with a different name, and this binding does not need to be the same for all instances of that component.

for all: xnor2_gate use entity GTECH_XNOR2(behavioral);
for all: inverter_gate use entity GTECH_NOT(behavioral);

Warning

Do not pack two functionally distinct behaviors into two architecture bodies that belong to the same entity declaration as this is extremely confusing!

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Insight gained

VHDL provides a range of constructs for writing parametrized circuit models:

- generic quantities
- for...generate and if...generate statements
- multiple architecture bodies for a single entity
- configurations along with the pertaining declaration and specification statements

VHDL property

It is possible to establish a model without committing the code to any specific number of processes and/or instantiated components.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Insight gained

VHDL provides a range of constructs for writing parametrized circuit models:


- generic quantities
- for...generate and if...generate statements
- multiple architecture bodies for a single entity
- configurations along with the pertaining declaration and specification statements

VHDL property

It is possible to establish a model without committing the code to any specific number of processes and/or instantiated components.

 \rightsquigarrow A preparatory step must take place before simulation or synthesis can begin \mapsto elaboration and binding.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages



C Hubert Kaeslin Microelectronics Design Center ETH Zürich

Circuit Modeling with Hardware Description Languages

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

What you ought to know about programming

Proven concepts from safe and modular programming include

- Structured flow control statements (no goto)
- Typing and type checking
- Data structures (enumerated types, arrays, records)
- Subprograms
- Packages (collections of type declarations and subprograms)
- Information hiding (declaration module vs. implementation module)

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

What you ought to know about programming

Proven concepts from safe and modular programming include

- Structured flow control statements (no goto)
- Typing and type checking
- Data structures (enumerated types, arrays, records)
- Subprograms
- Packages (collections of type declarations and subprograms)
- Information hiding (declaration module vs. implementation module)

HDL requirement no.6

Make those ideas available to HDL model developers too.

No graphic illustration at this point.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Concepts borrowed from programming languages

- Structured flow control statements
 - if...then...elsif...else, case
 - loop, exit, next
- Strong typing (type, subtype, type checking at compile time)
- Enumerated types
- Composite data types (array, record)
- Subprograms (function, procedure)
- Packages (package)
- Information hiding
 - b declaration module (entity declaration, package declaration)
 - implementation module (architecture body, package body)

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Data types and subtypes

A data type defines a set of values and a set of operations. Users may declare their own data types or use predefined ones. Type declaration. Example type month is (JANUARY, FEBRUARY, ..., DECEMBER);

VHDL property

VHDL is strongly typed. Extensive type checking is performed. Types must be made to match prior to assignment or comparison.

Motivation and background Key concepts and constructs of VHDL Automatic circuit synthesis from HDL models Concepts borrowed from programming languages

Data types and subtypes

A data type defines a set of values and a set of operations. Users may declare their own data types or use predefined ones. Type declaration. Example type month is (JANUARY, FEBRUARY, ..., DECEMBER);

VHDL property

VHDL is strongly typed. Extensive type checking is performed. Types must be made to match prior to assignment or comparison.

A subtype shares the operations with its parent type, but differs in that it takes on a subset of data values only. Subtype declaration. Example

subtype day is integer range 1 to 31;

Hint

It is good practice to indicate an upper and a lower bound when using integers for hardware modeling. On-line range checking (simulation) and economic sizing of circuits (synthesis) otherwise remain elusive.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Package declaration and package body

A package is a named collection of types and/or subprograms that is made visible by referring to it in a use clause. Example:

```
-- package declaration
package calendar is
  type month is (JANUARY, FEBRUARY, MARCH, APRIL, MAY, JUNE, JULY,
                  AUGUST, SEPTEMBER, OCTOBER, NOVEMBER, DECEMBER);
  subtype day is integer range 1 to 31;
  function nextmonth (given month : month) return month:
  function nextday (given day ; day) return day;
end calendar:
-- package body
package body calendar is
  function nextmonth (given month : month) return month is
  begin
      if given month=month'right then return month'left;
     else return month'rightof(given_month);
      end if:
  end nextmonth:
  function nextday (given_day : day) return day is
  end nextday;
end calendar;
```

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Predefined packages

standard package defines data types and subtypes of VHDL along with the pertaining logic and arithmetic operations and a few more features. Always gets precompiled into design library std.

Users do not normally need to care much about it.

textio package defines subprograms related to the reading and writing
 of ASCII files (obviously not intended for synthesis).
 Always gets precompiled into design library std.
 Source code must include the line use std.textio.all;
 to make definitions immediately available.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Design unit, design file and design library

VHDL property

VHDL supports information hiding and incremental compilation.

Design unit a language construct amenable to compilation on its own.

- package declaration,
- package body,
- entity declaration,
- architecture body, and
- configuration declaration.


Design file a file that holds one or more design units.

Design library a named repository for a collection of design units after compilation on a host computer. Specific for a platform (host computer and software product). Can accommodate many design files and design units.

VHDL source code

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

VHDL source code and intermediate data



© Hubert Kaeslin Microelectronics Design Center ETH Zürich



Lircuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Key concepts and constructs of SystemVerilog

For a VHDL course, skip the next 75 or so slides.

Circuit hierarchy and connectivity

Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Hardware description language requirements

HDL requirement no.1

Means for expressing how circuits are being composed from subcircuits and how those subcircuits connect to each other.

Circuit hierarchy and connectivity

Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

1st HDL capability: Circuit hierarchy and connectivity





Figure: Hierarchical composition ...

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Module header

Specifies the external interface of a (sub)circuit (small or large).



endmodule

The port list declares all signals of a module that are accessible from outside (i.e. the terminals of a circuit as opposed to its inner nodes).

Circuit hierarchy and connectivity

Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Module body I: a structural circuit model




Figure: Linear-feedback shift register circuit to be described.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Module body I: a structural circuit model

Refer to transparency lfsr4struc.sv for code!

Describes a circuit or netlist assembled from components and wires.

- 1. Declare all modules to be used.
- 2. Declare all variables that run back and forth unless they are already known from the port list.
- 3. Instantiate modules specifying all terminal-to-signal connections.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Practical advice

Hints

- ▶ SystemVerilog is case-sensitive, e.g. $clk_ci \neq CLK_CI$.
- Naming a variable input or output is all too tempting, yet these are reserved words in SystemVerilog. We recommend Inp and Oup instead.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Practical advice

Hints

- ▶ SystemVerilog is case-sensitive, e.g. $clk_ci \neq CLK_CI$.
- Naming a variable input or output is all too tempting, yet these are reserved words in SystemVerilog. We recommend Inp and Oup instead.

No rule without exceptions. Case-insensitive are

- the letters d, h, o and b that indicate the base in decimal, hexadecimal, octal and binary numbers,
- the hex digits A through F, and
- ▶ the logic values X and Z.

Example:

16'hFE39 // casing of a 16-bit hexadecimal number for max. legibility

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to compose a circuit from components

How do you proceed when asked to fit a circuit board with components?

- 1. Think of a part's exact name, e.g. GTECH_FD2
- 2. Fetch a copy and assign it some unique identifier it, e.g. u10
- 3. Solder its terminals to existing metal pads on the board

The module instantiation statement does exactly that. Example:

Note

Each .instance_terminal(circuit_node) item stands for an electrical connection.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The essence of <u>structural</u> circuit modeling

- SystemVerilog can describe the hierarchical composition of a circuit by
 - instantiating modules and by
 - interconnecting them with the aid of wires normally modeled as variables.
- Structural HDL models hold the same information as circuit netlists do.
- Manually writing structural HDL models is not particularly attractive.
- Most structural models are in fact obtained from RTL models by automatic synthesis.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The essence of <u>structural</u> circuit modeling

- SystemVerilog can describe the hierarchical composition of a circuit by
 - instantiating modules and by
 - interconnecting them with the aid of wires normally modeled as variables.
- Structural HDL models hold the same information as circuit netlists do.
- Manually writing structural HDL models is not particularly attractive.
- Most structural models are in fact obtained from RTL models by automatic synthesis.

HDL requirement no.2

Means for expressing circuit behavior including the combined effects of multiple subcircuits that operate jointly and concurrently.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

2nd HDL capability: Interacting concurrent processes




Figure: ... plus behavior modeled with the aid of concurrent processes ...

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Constants and variables

What everyone knows from software languages:

- Constant declaration
 Example const integer FERMAT_PRIME_4 = 65537;
- Variable declaration
 Examples
 (keyword var is optional)
 var real Brd = 2.48678E5;
 real Ddr := 1.08179E5;
- Variable assignment (procedural assignment)
 Example
 Brd = Brd + Ddr;

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Constants and variables

What everyone knows from software languages:

- Constant declaration
 Example const integer FERMAT_PRIME_4 = 65537;
- Variable declaration
 Examples
 (keyword var is optional)
 var real Brd = 2.48678E5;
 real Ddr := 1.08179E5;

Variable assignment (procedural assignment) Example

- ... plus an HDL particularity:
 - Variable assignment (continuous assignment) Example

assign Brd = Brd + Ddr;

Brd = Brd + Ddr:

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to describe combinational logic behaviorally I

Continuous assignment

- Syntactically simplest form of a process.
- Drives one variable.

Example:

```
logic Aa_D, Bb_D, Cc_D, Oup_D;
```

assign Oup_D = Aa_D ^ (Bb_D & ~Cc_D);

 Typically used to model some combinational behavior (such as an arithmetic or logic operation) when there is no need for branching.

⁰Logic operators: ^=XOR, &=AND, |=OR, ~=NOT

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to describe combinational logic behaviorally II

Continuous assignment with a condition operator included

Example:

```
logic Add_S, Aa_D, Bb_D, Oup_D;
```

assign Oup_D = Add_S ? (Aa_D + Bb_D) : (Aa_D - Bb_D);

Syntax: conditional_expression ? then_expression : else_expression

Glimpse ahead: A continuous assignment gets activated by any change of any signal on the right-hand side.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to describe combinational logic behaviorally III

Procedural blocks

- ▶ always_comb, always_ff, always_latch → for circuit modeling.
- ▶ always, initial, final → for testbench design.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to describe combinational logic behaviorally III

Procedural blocks

- ▶ always_comb, always_ff, always_latch → for circuit modeling.
- ▶ always, initial, final → for testbench design.
- There is a special construct for combinational circuitry.

Example:

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Procedural block versus continuous assignment

When compared to a continuous assignment, a procedural block

- is capable of updating two or more variables at a time,
- captures the instructions for doing so in a sequence of statements that are going to be executed one after the other,
- gives the liberty to make use of variables for temporary storage,
- provides more detailed control over the conditions for activation.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Procedural block versus continuous assignment

When compared to a continuous assignment, a procedural block

- is capable of updating two or more variables at a time,
- captures the instructions for doing so in a sequence of statements that are going to be executed one after the other,
- gives the liberty to make use of variables for temporary storage,
- provides more detailed control over the conditions for activation.

Observation

Procedural blocks are best summed up as being concurrent outside and sequential inside.

• They are indispensable to model memorizing circuit behavior.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to describe a register behaviorally I

Procedural blocks (revisited)

- ▶ always_comb, always_ff, always_latch → for circuit modeling.
- ▶ always, initial, final → for testbench design.
- There is a special construct for edge-triggered circuitry and a separate one for level-sensitive circuitry.
- \mapsto A net progress over Verilog and VHDL.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to describe a register behaviorally II


Example of an edge-triggered register that features

- 1. an asynchronous reset,
- 2. a synchronous load, and
- 3. an enable.

```
always_ff @(posedge Clk_C, negedge Rst_RB) // sensitivity list
    // activities triggered by asynchronous reset
    if ("Rst_RB)
        State_DP <= '0; // shorthand for all bits zero
    // activities triggered by rising edge of clock
    else
        // when synchronous load is asserted
        if (Lod_S)
            State_DP <= '1; // shorthand for all bits one
        // otherwise assume new value iff enable is asserted
        else if (Ena_S)
            State_DP <= State_DN; // admit next state into state register</pre>
```

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages





Suggestion

Code is easier to read when when "signals" can be told from local variables. We append an underscore followed by a suffix of upper-case letters to those variables that convey information between concurrent processes, e.g. Carry_DB, AddrCnt_SN, Irq_AMI.

Details of our naming convention are to follow in chapter 6 "The Case for Synchronous Design".

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Module body II: a behavioral circuit model

Describes how concurrent processes interact via signals and how they alter them.

// behavioral model for module

// declare internal variables
logic [1:4] State_DP, State_DN; // for present and next state

// computation of next state using concatenation of bits
assign State_DN = {(State_DP[3] ^ State_DP[4]), State_DP[1:3]};



```
always_ff @(posedge Clk_CI, negedge Rst_RBI)
    // activities triggered by asynchronous reset
```


if (~Rst_RBI)

State_DP <= 4'b0001;


```
// activities triggered by rising edge of clock
else
```

if (Ena_SI)

State_DP <= State_DN; // admit next state into state register</pre>







Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The essence of <u>behavioral</u> circuit modeling

In SystemVerilog, the behavior of a digital circuit typically gets described by a collection of concurrent processes that

- execute simultaneously, that
- communicate via variables, and where
- each such process represents some subfunction.


Hint for RTL synthesis

Model each register with an always_ff statement (or an always_latch if level-sensitive rather than edge-triggered).

 Prefer continuous assignments for describing the combinational logic in between.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Hardware modeling styles



Observation

SystemVerilog allows for procedural, dataflow, and structural modeling styles to be freely combined in a single model.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Procedural, dataflow, and structural models compared I

Refer to transparency fulladd.sv for code!

Compare in terms of

- 1. number of processes
- 2. number of variables that communicate between processes
- 3. number of variables confined to within one process
- 4. impact of ordering of statements
- 5. interaction with event queue
- 6. portability of source code

Note: Adders are normally synthesized from algebraic expressions, a full-adder has been chosen here for its simplicity and conciseness.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Procedural, dataflow, and structural models compared II




Figure: Modeling styles illustrated with a full adder as example.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Example: The ones counter

Refer to transparency onescnt.sv for code!

Observe

- 1. In spite of its name, this is a memoryless subfunction that finds applications in large adder circuits.
- 2. The output is a 3 bit number that indicates how many of the four input bits are 1 (logic high).
- 3. The great diversity of modeling styles to express exactly the same functionality.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Example: The ones counter

Refer to transparency onescnt.sv for code!

Observe

- 1. In spite of its name, this is a memoryless subfunction that finds applications in large adder circuits.
- 2. The output is a 3 bit number that indicates how many of the four input bits are 1 (logic high).
- 3. The great diversity of modeling styles to express exactly the same functionality.

Observation

Some code examples are compact and easy to understand, others are more cryptic or tend to grow exponentially.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming language

3rd capabilitity: A discrete replacement for electrical signals




Figure: ... plus data types for modeling electrical phenomena ...

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

What you ought to know about bidirectional busses I




Figure: Memory read and write transfers in a computer.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

What you ought to know about bidirectional busses II

Requirements:

- Each bidirectional line is to be driven from multiple places, so one needs a multi-driver signal (as opposed to a single-driver signal).
- Driving alternates.
- Buffers must be able to electrically release the line hence the name "three-state" output (0, 1, disabled output = high-impedance state).
- Requires some kind of access control mechanism (centralized or distributed).

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

What you ought to know about bidirectional busses II

Requirements:

- Each bidirectional line is to be driven from multiple places, so one needs a multi-driver signal (as opposed to a single-driver signal).
- Driving alternates.
- Buffers must be able to electrically release the line hence the name "three-state" output (0, 1, disabled output = high-impedance state).
- Requires some kind of access control mechanism (centralized or distributed).

Failure modes:

- ► Stationary drive conflict → functional failure or damage.
- Floating voltage \mapsto electrically undesirable condition.

Presentation focusses on HDL modeling, remedies to be discussed in chapter 10 "Gate- and Transistor-Level Design".

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Why do binary types not suffice to model digital circuits?

Digital circuits exhibit characteristics and phenomena such as

- transients,
- three-state outputs,
- drive conflicts, and
- power-up

that can not be modeled with 0 and 1 alone.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Why do binary types not suffice to model digital circuits?

Digital circuits exhibit characteristics and phenomena such as

- transients,
- three-state outputs,
- drive conflicts, and
- power-up

that can not be modeled with 0 and 1 alone.

HDL requirement no.3

A multi-valued logic system capable of capturing the effects of both node voltage and source impedance.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The SystemVerilog logic system I

Voltage is quantized	into three logic states
∘ low	logic low, that is below U_l .
∘ high	logic high, that is above U_h .
○ unknown	either "low", "high" or anything in between
	e.g. as a result from a short between two drivers

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The SystemVerilog logic system I

Voltage is quanti	zed into three logic states
∘ low	logic low, that is below U_{I} .
∘ high	logic high, that is above U_h .
 unknown 	either "low", "high" or anything in between
	e.g. as a result from a short between two drivers.

Source impedance gets mapped onto two drive strengthso drivenas exhibited by a driving outputo high-impedanceas exhibited by a disabled three-state output

Note the absence of drive strength "weak" as exhibited by a passive pull-up/-down resistor or a snapper.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The SystemVerilog logic system II

No charge retention in high-impedance state \rightsquigarrow

- charged low
- charged high
- charged unknown

are all merged into a single value of undetermined state (voltage).

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The SystemVerilog logic system II

No charge retention in high-impedance state \rightsquigarrow

- charged low
- charged high
- charged unknown

are all merged into a single value of undetermined state (voltage).

Two extra conditions ought to be distinguished, namely: • uninitialized signal has never been assigned any value since power-up (applicable to simulation only). • don't care don't care condition for logic minimization, distinction between "low" or "high" immaterial (applicable to synthesis only).

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The SystemVerilog logic system II

No charge retention in high-impedance state \rightsquigarrow

- charged low
- charged high
- charged unknown

are all merged into a single value of undetermined state (voltage).

Two extra conditions ought to be distinguished, namely: • uninitialized signal has never been assigned any value since power-up (applicable to simulation only). • don't care don't care condition for logic minimization, distinction between "low" or "high" immaterial (applicable to synthesis only).

Oddities:

- ▶ No attempt to distinguish between "unknown" and "uninitialized".
- ► Same symbol X is used as for "unknown" and "don't care".

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The SystemVerilog logic system III

Uses a total of four logic values to model electrical signals.

logic value \rightarrow	logic state		
↓	low	unknown	high
uninitialized		Х	
strength driven	0	Х	1
high-impedance	Z	Z	Z
don't care		Х	

Defines two data types that share the above set of values:

- logic Difference to be
- wire explained soon

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Illustrations




Figure: The SystemVerilog MVL-4 illustrated.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to model a bidirectional line in SystemVerilog I

Want to model a circuit node that can be driven from multiple subcircuits? \rightsquigarrow Use a wire and two or more continuous assignments with a condition.

Example:


wire Com_DZ; logic Aa_D, Bb_D, SelA_S, SelB_S; assign Com_DZ = SelA_S ? ~Aa_D : 1'bZ; assign Com_DZ = SelB_S ? ~Bb_D : 1'bZ;

Note

Node Com_DZ is left floating when neither of the two drivers is enabled.


Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to model a bidirectional line in SystemVerilog II



single-driver signals Pp_DZ and Qq_DZ may assume distinct logic values,


b) no difference between logic and wire



if multi-driver signal Com_DZ is of type logic then an error message gets issued wire then the conflict is resolved to Com_DZ = 1


Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to model a bidirectional line in SystemVerilog II



single-driver signals Pp_DZ and Qq_DZ may assume distinct logic values,

b) no difference between logic and wire



if multi-driver signal Com_DZ is of type logic then an error message gets issued wire then the conflict is resolved to Com_DZ = 1

Observation

Use wire for multi-driver nodes exclusively. When simulating wire tacitely resolves all conflicts that might occur logic supports no multiple drivers, generates an error message

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

The SystemVerilog built-in resolution function

	Х	0	1	Ζ
X	Х	Х	Х	Х
0	X	0	Х	0
1	X	Х	1	1
Ζ	X	0	1	Ζ

- This is the default resolution function for type wire, others can be added.
- There can be no resolution function for type logic nor for integer or any other type of variable.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Data types for modeling single-bit signals

data type		logic	wire
for simulation purposes			
modeling of power-up phase	no	passable	passable
modeling of weakly driven nodes	no	no	no
modeling of multi-driver nodes	no	no	yes
handling of drive conflicts	n.a.	n.a.	resolved
for synthesis purposes			
three-state drivers	no	yes	yes
don't care conditions	no	yes	yes

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Data types for modeling multi-bit signals

data type(s)	byte,	integer	bit	logic	wire
	shortint,		vector	vector	vector
	int,				
	longint				
value set per binary digit	2	4	2	4	4
word width	8/16/32/64	32	at the programmer's discretion		
arithmetic operations	yes	yes	yes	yes	yes
default signed/unsigned	signed	signed	unsign.	unsign.	unsign.
logic operations	yes	yes	yes	yes	yes
access to subwords or bits	yes	yes	yes	yes	yes
modeling of electrical effects	no	passable*	no	passable*	passable

* Multiple drivers not allowed with this data type.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Orientation of binary vectors

Hint

Any vector that contains a data item coded in some positional number system should consistently be declared as $(i_{MSB} \text{ downto } i_{LSB})$ where 2^i is the weight of the binary digit with index *i*.

The MSB so has the highest index assigned to it and appears in the customary leftmost position because $i_{MSB} \ge i_{LSB}$. Example logic [4:0] Hour_D = 5'b10111;

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Orientation of binary vectors

Hint

Any vector that contains a data item coded in some positional number system should consistently be declared as $(i_{MSB} \text{ downto } i_{LSB})$ where 2^i is the weight of the binary digit with index *i*.

The MSB so has the highest index assigned to it and appears in the customary leftmost position because $i_{MSB} \ge i_{LSB}$. Example logic [4:0] Hour_D = 5'b10111;

Numerical data types can be declared as unsigned or signed with a modifier. Example:



Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

A word of advice

Hint

Rather than silently relying on defaults to keep the code as terse as possible, make your intentions reasonably explicit in the code.

- Not only improves code quality but also accelerates debugging and code maintenance.
- Defaults are rather unsystematic in SystemVerilog.
- SystemVerilog is weakly typed = little type checking is performed.
 - \bigtriangleup data words get tacitely extended or slashed in width to make things fit
 - $\pm\,$ almost no obligation to include type conversions
 - impossible for tools to find suspect code fragments during compilation

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

4th HDL capability: An event-based model of time




Figure: ... plus an event queue mechanism that governs process activation ...

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How does SystemVerilog simulation work? I

Please recall:

A variable's (or a wire's) value can be altered by any of ...

- continuous assignment.
- always_comb, always_ff, and always_latch block (for circuit modeling).
- always, initial, and final blocks (for testbenches).

Make sure to understand

- All the above constructs are concurrent processes aka threads of execution (in the sense of the German "nebenläufiger Prozess").
- "Procedural block", in contrast, refers only to the always_, always, initial, and final blocks.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How does SystemVerilog simulation work? II

- ► A typical circuit model comprises many many processes.
- No more than a few processor cores are normally available for running the simulation code.
- Yet, simulation is to yield the same result as if all processes were operating simultaneously.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How does SystemVerilog simulation work? II

- ► A typical circuit model comprises many many processes.
- No more than a few processor cores are normally available for running the simulation code.
- Yet, simulation is to yield the same result as if all processes were operating simultaneously.

HDL requirement no.4

A mechanism that schedules processes for sequential execution and that combines their effects such as to perfectly mimic concurrency.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Notions of time

Simulation time is to an HDL what physical time is to the hardware being modeled. The simulator can be thought to maintain some kind of stop watch that registers the progress of simulation time.

Execution time (aka wall clock) refers to the time a computer takes to execute statements from the program code during simulation.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Notions of time

Simulation time is to an HDL what physical time is to the hardware being modeled. The simulator can be thought to maintain some kind of stop watch that registers the progress of simulation time.

Execution time (aka wall clock) refers to the time a computer takes to execute statements from the program code during simulation.

- ► In SystemVerilog simulation, the continuum of time gets subdivided by events each of which occurs at a precise moment of simulation time.
- An update event is said to happen whenever the value of a variable (or wire) changes.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Event-driven simulation I

Event-driven simulation works in cycles where three stages alternate:

- 1. Advance simulation time to the next scheduled event thereby making it the current one.
- 2. Set all variables that are to be updated at the present moment of time to the target value associated with the current event.
- 3. Invoke all processes that need to respond to the new situation. Every assignment there supposed to modify a variable's value causes an event to be entered into the event queue at that point in the future when the variable is anticipated to take on its new value.

Go to 1. and start a new simulation cycle.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Basic event-queue mechanism




Figure: Interactions between the event queue and processes in SystemVerilog.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Event-driven simulation II

- Simulation stops when the event queue becomes empty or when simulation reaches a \$stop or \$finish instruction.
- As nothing happens between events, an event-driven simulator essentially skips from one scheduled event to the next.
 - \rightsquigarrow No computational resources are wasted while models sit idle.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Event-driven simulation II

- Simulation stops when the event queue becomes empty or when simulation reaches a \$stop or \$finish instruction.
- As nothing happens between events, an event-driven simulator essentially skips from one scheduled event to the next.
 - \rightsquigarrow No computational resources are wasted while models sit idle.

Note the analogy between event queue and agenda

- Update events are observable from the past evolution of a variable's value.
- Scheduled events reflect future plans that may or may not materialize.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Event-driven simulation II

- Simulation stops when the event queue becomes empty or when simulation reaches a \$stop or \$finish instruction.
- As nothing happens between events, an event-driven simulator essentially skips from one scheduled event to the next.
 - \rightsquigarrow No computational resources are wasted while models sit idle.

Note the analogy between event queue and agenda

- Update events are observable from the past evolution of a variable's value.
- Scheduled events reflect future plans that may or may not materialize.

This was just a first order approximation

The exact operation of the SystemVerilog "stratified event queue" is much more complicated as each cycle is organized into 17 ordered "regions".

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Event-driven simulation III

A process is either active or suspended at any time. Simulation time is stopped while the code of the processes presently active is being carried out.

This implies:

- All active processes are executed concurrently with respect to simulation time.
- All sequential statements inside a procedural block (always, initial, final) are executed in zero simulation time.

Note

The order of process invocation with respect to execution time is undetermined.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Insight gained

In software languages:

• Execution strictly follows the order of statements in the source code.

During SystemVerilog simulation:

 No fixed ordering for carrying out processes (including continuous assignments and assertion statements).

Important observation

When to invoke a process gets determined solely by events on the variables (and wires) that run back and forth between processes.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Sensitivity list, process suspension and activation I

A matching event (value change) on any signal in the sensitivity list (re-)activates the process. Example:

// vvvvvv sensitivity list vvvvvv
always_ff @(posedge Clk_C, negedge Rst_RB)
.....

Constructs for temporarily suspending a process and for stating when it is to resume include:

Statement	Wake-up condition
@()	an update event on any of the signals listed here
wait ()	idem plus the logic conditions specified here
#	a predetermined lapse of time as specified here

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Sensitivity list, process suspension and activation II

SystemVerilog property

Continuous assignments have no sensitivity list.

Any variable on the right-hand side of the assignment activates the process.

Example:

```
assign Oup_D = InpA_D + InpB_D;
```

InpA_D and InpB_D act as wake-up signals here.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Delay modeling for simulation

Delays are captured with an optional # term in a continuous assignment. Example assign #TPD Oup_D = InpA_D + InpB_D;

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Delay modeling for simulation

Delays are captured with an optional # term in a continuous assignment. Example assign #TPD Oup_D = InpA_D + InpB_D;

Contamination delay must be modeled using a procedural block. Example:

```
always_comb
begin
    Oup_D <= #TCD '{default:1'bX}; // revert all bits to unknown after tcd
    Oup_D <= #TPD InpA_D + InpB_D; // propagate result to output after tpd
end</pre>
```

Ramps can not be modeled.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Event-driven simulation IV




Figure: The past, present and future of SystemVerilog variables.

SystemVerilog variables can convey time-varying information between processes via the event queue. They are instrumental in process invocation which is directed by the same mechanism.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Blocking versus nonblocking assignments

SystemVerilog property

How variables interact with the event queue depends on how exactly the assignment is coded.

Assignment	Continuous		Procedural			
Operator	assign =		= (blocking)		<= (nonblocking)	
Delay term	none	non-zero	none	non-zero	none	non-zero
Execution	suspends until		continues	suspends	continues	
of process	next update event on			for delay		
	a right-hand operand			specified		
Effect	immediate	deferred	immediate	deferred	following	deferred
on variable		by delay		by delay	simultan.	by delay
		specified		specified	blocking	specified
					assignm.	

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

No binding order of execution for simultaneous events

SystemVerilog aberration

A simulator is free to execute processes scheduled for the same simulation time in arbitrary order \rightsquigarrow nondeterminism and race conditions loom.

Ø As opposed to VHDL, SystemVerilog knows of no δ delay.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

No binding order of execution for simultaneous events

SystemVerilog aberration

A simulator is free to execute processes scheduled for the same simulation time in arbitrary order \rightsquigarrow nondeterminism and race conditions loom.

Ø As opposed to VHDL, SystemVerilog knows of no δ delay.

Rules for writing safe RTL synthesis models

- 1. Prefer continuous assigns for uncomplicated combinational functions.
- Do not use procedural blocks other than always_comb, always_ff and always_latch. (Use always block only where not for synthesis.)
- 3. In an always_comb block, always use blocking assignments (=).
- In always_ff and always_latch blocks, use nonblocking assignments (<=) only.
- 5. Do not make #0 (zero delay expression) procedural assignments.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Signal/variable initialization vs. hardware reset facility

SystemVerilog supports assigning an initial value in a declaration statement. Example integer Acceleration_D = 0;

The initial value defines the objects's state at t = 0, just before the simulator enters the first simulation cycle.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Signal/variable initialization vs. hardware reset facility

SystemVerilog supports assigning an initial value in a declaration statement. Example integer Acceleration_D = 0;

- The initial value defines the objects's state at t = 0, just before the simulator enters the first simulation cycle.
- ► A hardware reset mechanism remains ready to reconduct the circuit into a predetermined start state at any time t ≥ 0 using a dedicated reset signal distributed to all bistables concerned.

Observation

These are two totally different things. An initialized variable will neither model a reset facility nor synthesize into one.

A code example for how to model a reset has been given earlier, another one is to follow shortly.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to check timing conditions

Please recall:

Latches, flip-flops, RAMs, etc. impose timing requirements that must not be violated, otherwise circuit behavior becomes unpredictable.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

How to check timing conditions

Please recall:

- Latches, flip-flops, RAMs, etc. impose timing requirements that must not be violated, otherwise circuit behavior becomes unpredictable.
- $\rightsquigarrow\,$ A simulation model is in charge of two things:
 - 1. Check whether input waveforms indeed conform with timing requirements (if any).
 - 2. Evaluate input data to update outputs and/or state.

SystemVerilog supports this plan with

- the specify block and
- twelve specialized constructs among which \$setup, \$hold, \$width and \$period.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Example: Setup and hold time checks

 $//\$ simulation model of a single-edge-triggered flip-flop with hardcoded timing module ${\tt setff}$

```
( input logic Clk_CI, logic Rst_RBI, logic Dd_DI,
    output logic Qq_D0 );
```

```
logic State_DP; // state variable
```

```
specify
```

```
$setup ( Dd_DI, posedge Clk_CI, 1.09ns ); // data evt, clock evt, min. sep.
$hold ( posedge Clk_CI, Dd_DI, 0.60ns ); // clock evt, data evt, min. sep.
endspecify
```

```
always_ff @(posedge Clk_CI, negedge Rst_RBI)
    if (~Rst_RBI)
        State_DP <= 1'b0;
    else
        State_DP <= Dd_DI;</pre>
```

```
assign #0.92ns Qq_DO = State_DP;
```

endmodule

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

5th HDL capability: Facilities for model parametrization




Figure: ... plus parametrization with adjustable quantities and conditional items.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Why it pays to keep HDL models parametrized

- 1. Imagine you have devised a synthesis model for a datapath unit
 - 16 data registers
 - 17 arithmetic and logic operations
 - 32 bit word width

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Why it pays to keep HDL models parametrized

- 1. Imagine you have devised a synthesis model for a datapath unit
 - 16 data registers
 - 17 arithmetic and logic operations
 - 32 bit word width
- 2. In addition, you need a similar unit for address computations
 - 5 data registers
 - 8 arithmetic and logic operations
 - 24 bit word width

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Why it pays to keep HDL models parametrized

- 1. Imagine you have devised a synthesis model for a datapath unit
 - 16 data registers
 - 17 arithmetic and logic operations
 - 32 bit word width
- 2. In addition, you need a similar unit for address computations
 - 5 data registers
 - 8 arithmetic and logic operations
 - 24 bit word width

Easy to derive model 2. by modifying the existing HDL code, but

- maintenance effort doubled
- what if you later needed a third and a fourth model?

HDL requirement no.5

Means for accommodating distinct architecture choices and parameter settings within a single piece of code.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Parameters

```
// w-input odd parity gate
module parityoddw
   #( parameter WIDTH, // number of inputs
      parameter TCD = Ons, // contamination delay with default value
      parameter TPD = 1.0ns ) // propagation delay with default value
   ( input logic [WIDTH-1:0] Inp_DI,
     output logic Oup_DO );
   . . .
endmodule
// module instantiation statement
parityoddw #( .WIDTH(NUMBITS), .TCD(0.05ns), .TPD(NUMBITS * 0.1ns) )
   u173 ( .Inp_DI(DataVec_D) , .Oup_DO(Parbit_D) );
. . . . .
```

Ports carry time-varying information between modules. Parameters serve to disseminate time-invariant details to modules (e.g. word widths, active-low/high signaling, timing quantities), they do not have any direct hardware counterpart.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Conditional spawning of processes I

Consider a cellular automaton: Game of Life by John H. Conway (1970)

Show http://www.bitstorm.org/gameoflife/



Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Conditional spawning of processes I

Consider a cellular automaton: Game of Life by John H. Conway $\left(1970\right)$

Show http://www.bitstorm.org/gameoflife/



HDL requirement no.5'

Means for varying the number of processes (and of components too) as a function of parameter settings made after the source code is frozen.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Conditional spawning of processes II

The generate statement

- allows to decide on the number of concurrent processes immediately before simulation or synthesis begins with no changes to the basic code
- produces processes under control of constants and parameters
- comes in two flavors

generate if

to capture the conditional presence or absence of a process

generate for

to capture a number of replications of a process where the number is subject to change

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Example: Game of Life

```
. . . . .
// spawn a process for each cell in the array
generate
for (genvar ih = 0; ih<HEIGHT; ih++)</pre>
   for (genvar iw = 0; iw<WIDTH; iw++)</pre>
      always_ff @(posedge Clk_C) begin // sensitivity list
         integer live_neighbors;
         live_neighbors = live_neighbors_at(ih,iw);
         if (State_DP[ih][iw]=='b0 && live_neighbors==3)
            State_DP[ih][iw] <= 'b1; // birth</pre>
         else if (State_DP[ih][iw]=='b1 && live_neighbors<=1)</pre>
            State DP[ih][iw] <= 'b0: // death from isolation</pre>
         else if (State_DP[ih][iw]=='b1 && live_neighbors>=4)
            State_DP[ih][iw] <= 'b0; // death from overcrowding</pre>
       end // alwavs ff
endgenerate
```

.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution **Facilities for model parametrization** Concepts borrowed from programming languages

Multiple models for one circuit block

SystemVerilog allows multiple modules for the same circuit Why would you want that?

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Multiple models for one circuit block

SystemVerilog allows multiple modules for the same circuit Why would you want that?

- Because over a design cycle the same functionality needs to be modeled at distinct levels of detail.
 - 1. Algorithmic model (purely behavioral)
 - 2. RTL model (for simulation and synthesis)
 - 3. Post synthesis gate-level netlist (timing estimated)
 - 4. Post layout gate-level netlist (timing back-annotated)
- ► To evaluate different circuit implementations for one block (in terms of A, t_{lp}, E, etc.).

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Conditional compilation of source code

With multiple modules for one subcircuit, there must be a way to indicate which one to use for simulation and synthesis \rightsquigarrow 'ifdef statement.

```
// parametrized binary to Gray code converter
module binary2gray
#( parameter ...) // parameters
(.....); // inputs and outputs
'ifdef usebehavioral
    // module body with behavioral model follows here
    .....
'else
    // module body with structural model follows here
    .....
'endif
endmodule
```

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Conditional compilation of source code

With multiple modules for one subcircuit, there must be a way to indicate which one to use for simulation and synthesis \rightsquigarrow 'ifdef statement.

Warning

Warning: Do not give two modules with functionally distinct behaviors identical names as this is extremely confusing!

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Insight gained

SystemVerilog provides a range of constructs for writing parametrized circuit models:

- parameter quantities
- generate...for and generate...if statements
- 'define, 'undef, 'ifdef and other compiler directives.

SystemVerilog property

It is possible to establish a model without committing the code to any specific number of processes and/or instantiated components.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Insight gained

SystemVerilog provides a range of constructs for writing parametrized circuit models:


- parameter quantities
- generate...for and generate...if statements
- 'define, 'undef, 'ifdef and other compiler directives.

SystemVerilog property

It is possible to establish a model without committing the code to any specific number of processes and/or instantiated components.

 \rightsquigarrow A preparatory step must take place before simulation or synthesis can begin \mapsto elaboration and binding.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages



© Hubert Kaeslin Microelectronics Design Center ETH Zürich

Circuit Modeling with Hardware Description Languages

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

What you ought to know about programming

Proven concepts from safe and modular programming include

- Structured flow control statements (no goto)
- Typing and type checking
- Data structures (enumerated types, arrays, records)
- Subprograms
- Packages (collections of type declarations and subprograms)
- Information hiding (declaration module vs. implementation module)

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

What you ought to know about programming

Proven concepts from safe and modular programming include

- Structured flow control statements (no goto)
- Typing and type checking
- Data structures (enumerated types, arrays, records)
- Subprograms
- Packages (collections of type declarations and subprograms)
- Information hiding (declaration module vs. implementation module)

HDL requirement no.6

Make those ideas available to HDL model developers too.

No graphic illustration at this point.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Concepts borrowed from programming languages

Structured flow control statements

- ▶ if ... else if ... else, case...endcase
- for, while, repeat
- $\triangle~$ Little type checking \mapsto almost anything compiles!
- Enumerated types (enum)
- Composite data types (struct)
- Subprograms (function, task)
- Packages (package)
- △ Limited information hiding, no separation into declaration and implementation module.

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

Package

A package is a named collection of types and/or subprograms that is made visible by referring to it in an import clause. Example:

package calendar;

typedef enum {JANUARY, FEBRUARY, MARCH, APRIL, MAY, JUNE, JULY, AUGUST, SEPTEMBER, OCTOBER, NOVEMBER, DECEMBER} month; typedef logic unsigned [4:0] day;

function month nextmonth (month given_month);
 return given_month.next; // wraps around at the end
endfunction

```
function day nextday (day given_day);
    .....
endfunction
```

```
endpackage: calendar
```

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

System tasks I

System tasks are commands to the simulator and not for synthesis. Examples:

```
int simvectorfile = $fopen("../simvectors/moore6st_simvector.asc", "r");
```

```
$fclose(simvectorfile);
```

```
while( !$feof(simvectorfile)) begin
    void'($fgets(readstr, simvectorfile));
    fmatch = $sscanf(readstr, "%b %b %b",
    StimuliRec.Clr_S, StimuliRec.Inp_D, ExpRespRec.Oup_D );
    ...
end
```

```
$readmemh("../sim/vectors/stim.txt", stimuli);
```

\$error("Expected 'b%b does not match actual 'b%b", expresp, ActResp_D);

assert (simvectorfile) else \$fatal("Could not open simvector file.");

Circuit hierarchy and connectivity Interacting concurrent processes A discrete replacement for electrical signals An event-driven scheme of execution Facilities for model parametrization Concepts borrowed from programming languages

System tasks II, incomplete overview

Command	Action			
Formatted text output				
\$write	write line to standard output immediately with no newline character			
\$display	write line to standard output immediately preceded by a newline character			
\$strobe	idem at the end of current time slot, i.e. before advancing simulation time			
\$monitor	idem when specified events occur			
File operations				
\$fopen	open a file			
\$fclose	close a file			
\$fread	read from a file			
\$fgets	read characters from a file and assembles them into a string			
\$sscanf	parse formatted text from a string			
\$feof	return a non-zero value when end of file found and 0 if not so			
\$fwrite	same as \$write for writing to a file			
Memory load and dump				
<pre>\$readmemb/h</pre>	load memory from a text file in binary/hex format			
\$writememb/h	dump memory to a text file in binary/hex format			
Simulation control				
\$stop	suspend simulation			
\$finish	terminate simulation			
Run time information with severity levels (standalone and for use in assertions)				
\$info	print argument to simulator window and continue			
\$warning	print argument to simulator window, count as warning, and continue			
\$error	print argument to simulator window, count as error, and continue			
\$fatal	print argument to simulator window and terminate simulation			
Random number generation (for use in stimuli preparation)				
\$random	return a random signed integer			
\$urandom	return a random unsigned integer			
Enquiries about the event queue (for use in properties and assertions)				
\$rose	return 1 iff argument has changed to 1			
\$fell	return 1 iff argument has changed to 0			
\$stable	return 1 iff argument had not changed value			
\$past	return argument's value a specified number of clock cycles earlier			



Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Circuit synthesis from HDL models

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

HDL synthesis overview




Figure: Major steps of automated RTL synthesis.

Syntax analysis is different for VHDL and for SystemVerilog models. After that, the synthesis process becomes essentially the same.

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Synthesis subset

The predominant HDLs have not originally been intended for synthesis.

- While almost all VHDL simulators support the full IEEE 1076 standard, only a subset of the legal language constructs is amenable to synthesis.
- ► The same holds for SystemVerilog and the IEEE 1800 standard.
- \rightsquigarrow Good HDL code is written such as to be portable across platforms and synthesis tools.

Guiding principle

Limit yourself to safe, unambiguous, and universally accepted constructs!

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Synthesis subset

The predominant HDLs have not originally been intended for synthesis.

- While almost all VHDL simulators support the full IEEE 1076 standard, only a subset of the legal language constructs is amenable to synthesis.
- ► The same holds for SystemVerilog and the IEEE 1800 standard.
- \rightsquigarrow Good HDL code is written such as to be portable across platforms and synthesis tools.

Guiding principle

Limit yourself to safe, unambiguous, and universally accepted constructs!

► Apart from that, the impact of coding style on combinational random logic is fairly small (surprisingly perhaps as it is often overstated).

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Not all data types are amenable to synthesis

VHDL

SystemVerilog

Supported:

- + integer
- + boolean and bit
- + std_logic and std_ulogic
- + unsigned and signed
- + enumerated type
- $+\ {\tt ufixed},\ {\tt sfixed}\ {\tt and}\ {\tt float}$
- $+ \mbox{ array}$ and record of fixed size

- + integer, shortint, int, longint
- + bit
- + logic and wire
- + byte
- + enumerated type
- + array and struct of fixed size

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Not all data types are amenable to synthesis

VHDL

SystemVerilog

Supported:

- + integer
- + boolean and bit
- + std_logic and std_ulogic
- + unsigned and signed
- + enumerated type
- $+\ {\tt ufixed},\ {\tt sfixed}\ {\tt and}\ {\tt float}$
- $+ \mbox{ array}$ and record of fixed size

Not supported:

- real
- time
- character

- file

- + integer, shortint, int, longint
- + bit
- + logic and wire
- + byte
- + enumerated type
- + array and struct of fixed size
- real
- time-related data types
- string, queue, and other dynamic data types
- file-related data types

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Hardware-compatible wake-up conditions

While HDLs allow the modeling of arbitrary behavior (as long as it is causal, discrete in value, and discrete in time), automatic synthesis only supports synchronous clock-driven subcircuits and — at a higher level — conglomerates of such subcircuits.

Observation

Any process that is supposed to model a piece of hardware must execute upon activation, return to the same instruction, and suspend there.

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Hardware-compatible wake-up conditions

While HDLs allow the modeling of arbitrary behavior (as long as it is causal, discrete in value, and discrete in time), automatic synthesis only supports synchronous clock-driven subcircuits and — at a higher level — conglomerates of such subcircuits.

Observation


Any process that is supposed to model a piece of hardware must execute upon activation, return to the same instruction, and suspend there.

Why?

- Each wait or similar statement is allowed to carry its own condition as to when process execution is to resume.
 - \mapsto Depending on the details, this may imply asynchronous behavior.
 - \mapsto Extremely difficult, if not impossible, to implement in a physical circuit.

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Formalisms for describing finite state machines






Figure: Data dependency graph (a), state chart (b), Nassi-Shneiderman diagram (c).

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Explicit versus implicit state models

modeling style	explicit state		implicit state
	computed state	enumerated state	
inspired from	data dependency graph	state chart, state	Nassi-Shneiderman
	or schematic diagram	graph, or state table	diagram
synchronization	sensitivity list or single wait statement		multiple
mechanism	(semantically equivalent)		wait statements
state	declared explicitly as signal or variable		hidden in pointer
variable	and thus of user-defined type		to current statement
states	(subrange of) integer	enumerated type	multiple
captured by	or vector of bits		wait statements
state transitions	arithmetic and/or	one-to-one translation	control flow
captured by	logic operations	from state table	
output function	arithmetic and/or	one-to-one translation	assignment
captured by	logic operations	from state table	statements
immediate hard-	yes		depending on
ware equivalent			wait conditions
synchronous	yes		idem
synthesizable	yes		no

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

i(k)

s(k)

What you ought to know from automata theory

Mealy machine output is a function of both state and input


$$o(k) = g(i(k), s(k))$$
$$s(k+1) = f(i(k), s(k))$$

→ latency 0, through path, hazards likely.

Moore machine output is a function of state exclusively

$$o(k) = g(s(k))$$

 $s(k+1) = f(i(k), s(k))$



(g

o(k)


s(k+1)

 \rightsquigarrow latency 1, no through path, hazards likely.

Medvedev machine subclass of Moore with identity as output function

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

How to capture a finite state machine in HDL



© Hubert Kaeslin Microelectronics Design Center ETH Zürich

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

How to write portable synthesis code (VHDL)

For the sake of code portability and trouble-free synthesis ...

Good VHDL synthesis code shall

- model circuits at the RTL (register transfer level) throughout,
- collect combinational and sequential logic in separate processes,
- ▶ have all memorizing process statements conform with our skeleton,
- prefer concurrent, conditional and selected signal assignments for combinational logic,
- ▶ have all memoryless process statements coded according to the rules.

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

How to write portable synthesis code (VHDL)

For the sake of code portability and trouble-free synthesis ...

Good VHDL synthesis code shall

- model circuits at the RTL (register transfer level) throughout,
- collect combinational and sequential logic in separate processes,
- ▶ have all memorizing process statements conform with our skeleton,
- prefer concurrent, conditional and selected signal assignments for combinational logic,
- ▶ have all memoryless process statements coded according to the rules.

Warning

The emergence of unplanned for latches or other bistables during synthesis always points to bad code.

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

How to write portable synthesis code (SystemVerilog)

For the sake of code portability and trouble-free synthesis ...

Good SystemVerilog synthesis code shall

- model circuits at the RTL (register transfer level) throughout,
- collect combinational and sequential logic in separate processes,
- use always_ff blocks exclusively for memorizing behavior (always_latch blocks for level-sensitive clocking),
- use continuous assigns or always_comb blocks for combinational logic.

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

How to write portable synthesis code (SystemVerilog)

For the sake of code portability and trouble-free synthesis ...

Good SystemVerilog synthesis code shall

- model circuits at the RTL (register transfer level) throughout,
- collect combinational and sequential logic in separate processes,
- use always_ff blocks exclusively for memorizing behavior (always_latch blocks for level-sensitive clocking),
- ▶ use continuous assigns or always_comb blocks for combinational logic.

Warning

The emergence of unplanned for latches or other bistables during synthesis always points to bad code.

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Example: a Mealy-type state machine

Refer to transparency mealy5st.vhd or .sv for code!

Observe

- 1. The enumerated type for states.
- 2. The default state and output assignments.
- 3. The when state if input then action construct that assigns values to output and next state.
- 4. The tying up of parasitic states.

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Example: a Moore-type state machine

Refer to transparency moore6st.vhd or .sv for code!

Observe

- 1. The combination of symbolic state identifiers and one-hot state codes imposed by the user.
- 2. The default state and output assignments (as before).
- The placement of all output assignments outside the if input then clauses throughout. This makes the code describe a Moore machine!
- 4. Output assignments can be stated before or after each of the if input then clauses with no difference.
- 5. The tying up of parasitic states (as before).

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Example: a Medvedev-type state machine

Refer to transparencies graycnt.vhd and grayconv.vhd or .sv for code!

Observe

- 1. The simplicity and elegance of the combinational process.
- 2. The usage of two functions bintogray and graytobin for code conversion described in a user-defined package grayconv.vhd.
- 3. The clause use work.grayconv.all that makes that package available.

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

More on good FSM coding practices

Recommendation

- ► Try to decompose large FSMs into a bunch of smaller ones that cooperate.
- Adhere to hierarchical and modular design.
- Consider using counters instead of long state chains.

Recommendation

The various processes that make up for an FSMs are best included in the same architecture body as the datapath they command.

Shutting the FSM into an entity of its own just inflates the code and the effort for coding and maintenance.

Data types Finite state machines and sequential subcircuits in general **RAM and ROM macrocells** Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Synthesis of ROMs

.

Innocent approach: Declare a storage array as if the code were intended for simulation and assume the synthesizer will take care of all the rest. Example: 4bit-binary to seven-segment display decoder.

```
-- unsupported VHDL coding style
. . . . .
-- address of array must be of type integer or natural
p_memless : process (Binary4Code_D)
   variable address : natural range 0 to 15;
   type array16by7 is array(0 to 15) of std_logic_vector(1 to 7)
   constant SEGMENT_LOOKUP_TABLE : array16by7 :=
                                                     -- segments ordered a...g
      ("1111110","0110000","1101101","1111001",
                                                    -- digits 0,1,2,3,
       "0110011","1011011","0011111","1110000",
                                                              4.5.6.7.
                                                     ___
       "1111111", "1110011", "1110111", "0011111",
                                                              8.9.A.b.
                                                     ___
       "1001110", "0111101", "1001111", "1000111"):
                                                               C.d.E.F:
                                                     ___
begin
   -- use binary input as index, look up in table, and assign to segment output
   address := to_integer(unsigned(Binary4Code_D));
   Segment7Code_D <= SEGMENT_LOOKUP_TABLE(address);</pre>
end process p_memless;
```

Data types Finite state machines and sequential subcircuits in general **RAM and ROM macrocells** Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Synthesis of RAMs I

Innocent approach: Declare a storage array as if the code were intended for simulation and assume the synthesizer will take care of all the rest.

Example: 64 byte read-write memory. - unsupported VHDL coding style

```
type array64by8 is array(0 to 63) of std_logic_vector(7 downto 0);
signal Storage_D : array64by8;
.....
```

Will not synthesize into a RAM because the behavior so defined is a far cry from actual RAM macrocells and their interfaces. Automated synthesis would hardly churn out a safe and synchronous gate-level circuit either.

Data types Finite state machines and sequential subcircuits in general **RAM and ROM macrocells** Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Synthesis of RAMs II

Second attempt: Instantiate RAM, state macrocell generator to be used, pass on all further specifications in a generic map.

 Realistic, but not currently feasible due to the lack of standardization and the absence of interfaces between VHDL synthesis and proprietary macrocell generators.

Data types Finite state machines and sequential subcircuits in general **RAM and ROM macrocells** Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Synthesis of RAMs III (VHDL)

Final attempt: instantiate RAM macrocell like any other component.

Observation

The necessary design views of a macrocell (simulation model, schematic icon, detailed layout, etc.) must be obtained from outside the VHDL environment.

The chip designer must either

- $\circ~$ gain access to the process-specific macrocell generator software or
- $\circ\,$ commission the silicon foundry do so for him.

Data types Finite state machines and sequential subcircuits in general **RAM and ROM macrocells** Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Synthesis of RAMs III (SystemVerilog)

Final attempt: instantiate RAM macrocell like any other component.

```
// supported SystemVerilog coding style
```

```
myram64by8 u39 ( .CLK(Clk_C), .WRENA(RamWrite_S),
.ADDR(RamAddress_D), .DATIO(RamData_D) );
```

```
. . . . .
```

Observation

The necessary design views of a macrocell (simulation model, schematic icon, detailed layout, etc.) must be obtained from outside the SystemVerilog environment.

The chip designer must either

- $\circ~$ gain access to the process-specific macrocell generator software or
- $\circ\,$ commission the silicon foundry do so for him.

Data types Finite state machines and sequential subcircuits in general **RAM and ROM macrocells** Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Synthesis of RAMs and ROMs

Look up table (LUT) (memoryless)				
desired hardware organization	random logic	ROM (tiled layout)		
function must be modeled	as an array-type constant	by instantiating a ROM		
	or with logic equations	macrocell as a component		
Data storage array (memorizing)				
desired hardware organization	register file built from	RAM (tiled layout)		
	flip-flops or latches			
function must be modeled	as an array of (clocked)	by instantiating a RAM		
	storage registers	macrocell as a component		
Common characteristics of implemented circuit				
efficient when data quantity is	small	large		
technspecific softw. required	no	macrocell generator		
code amenable to retargeting	yes	manual rework needed		
pre-synthesis simulation from	RTL source code	extra behavioral model		
post-synthesis simulation from	gate-level model	idem		

Data types Finite state machines and sequential subcircuits in general **RAM and ROM macrocells** Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Insight gained

- A storage array can be implemented
 - as on-chip macrocell,
 - as off-chip part,
 - $\circ\,$ as a RAM,
 - assembled from flip-flops or
 - from latches.

Deciding among those options has far-reaching consequences for circuit performance, system architecture, and design effort.

Conclusion

Spontaneous incorporation of macrocells is neither a practical nor really a desirable proposition for RTL synthesis because it would deprive designers of control over a circuit's architecture.

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

What is an "optimal" circuit?

▶ Meets all user-defined performance targets at the lowest hardware costs.




Figure: Trade-offs between size and performance for a hypothetical circuit.

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Timing quantities related to synthesis

Timing constraint User-defined bound (upper or lower) for a timing quantitity (propagation delay, contamination delay, clock period, etc.) that the final circuit must meet.

Slack Difference between target specified and actual circuit delay, e.g.

 $t_{sl} = t_{lp max} - t_{lp}$ (combinational ckt) or $t_{sl} = T_{clk} - t_{ss}$ (sequential ckt).

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Timing quantities related to synthesis

Timing constraint User-defined bound (upper or lower) for a timing quantitity (propagation delay, contamination delay, clock period, etc.) that the final circuit must meet.

Slack Difference between target specified and actual circuit delay, e.g. $t_{sl} = t_{lp\,max} - t_{lp}$ (combinational ckt) or $t_{sl} = T_{clk} - t_{ss}$ (sequential ckt).

Negative slack indicates synthesis has failed to meet timing target \rightsquigarrow

- 1. Try varying synthesizer directives.
- 2. Rework RTL synthesis code.
- 3. Rework circuit architecture.

Motivation and background Automatic circuit synthesis from HDL models Conclusions

Timing constraints are not part of the HDL standards ...

All timing-related constructs get ignored during synthesis, e.g.

idem

- ... after tpd (VHDL)
- wait for 3.9 ns
- ... #3.9ns ... (SystemVerilog)

These serve to model the behavior of existing circuits,

not to impose target requirements for the synthesis process.

Motivation and background Automatic circuit synthesis from HDL models

Timing constraints

Timing constraints are not part of the HDL standards ...

All timing-related constructs get ignored during synthesis, e.g.

idem

- ... after tpd (VHDL)
- ▶ wait for 3.9 ns
- ... #3.9ns ... (SystemVerilog)

These serve to model the behavior of existing circuits, not to impose target requirements for the synthesis process.

Timing constraints that could guide synthesis and optimization have never been adopted in the IEEE 1076 and 1800 standards.

Unsupported constructs:

VHDL: Oup_D <= Aa_D + Bb_D with_delay_no_more_than 1.7 ns;</pre> SystemVerilog: assign #max#1.7ns Oup_D = Aa_D + Bb_D;

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

... but must be expressed with scripting languages instead

- The HDL code is complemented with user-defined timing constraints along with other synthesis control statements.
- Proprietary language extensions or scripting languages such as Tcl must be used.

Tcl syntax examples for timing constraints:

```
create_clock -period 15 [get_ports Clk_CI]
set_input_delay -max 6 -clock Clk_CI [get_ports Inp_DI]
```

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

... but must be expressed with scripting languages instead

- The HDL code is complemented with user-defined timing constraints along with other synthesis control statements.
- Proprietary language extensions or scripting languages such as Tcl must be used.

Tcl syntax examples for timing constraints:

```
create_clock -period 15 [get_ports Clk_CI]
set_input_delay -max 6 -clock Clk_CI [get_ports Inp_DI]
```


- Tcl requires time spans to be expressed as multiples of a predefined time unit, 1 ns in this example.
- The same timing constraints are to be reused later during design verification.

For your first encounter with RTL synthesis, you may prefer to skip further details and come back later.

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

How to formulate timing constraints I

► An upper bound for the delay from one register to the next gets imposed by T_{clk} ~→ Indicating a clock period is mandatory and straightforward.



a) create_clock -period T_{clk} [get_ports Clk_CI]

Figure: Most synthesis tools accept timing constraints in terms of T_{clk} , t_{idel} and t_{odel} .

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

How to formulate timing constraints II

Constraining input- and output paths is more tricky because it is possible to look at input/output timing from two different perspectives:
 "Egocentric" view indicates how much time is available to the circuit under construction.
 "Altruistic" view quantifies the amount of time that must be set aside for the surrounding circuitry.

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

How to formulate timing constraints II

Constraining input- and output paths is more tricky because it is possible to look at input/output timing from two different perspectives:
 "Egocentric" view indicates how much time is available to the circuit under construction.
 "Altruistic" view quantifies the amount of time that must be set aside for the surrounding circuitry.

Note

Most EDA tools adopt the "altruistic" view mainly because target clock can be altered without having to numerically readjust all I/O timing constraints.

Caution

Do not get confused by inexpressive or ill-defined names!

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

How to formulate input timing constraints




Figure: Input constraints $t_{idel max}$ and $t_{idel min}$ as understood by synthesis tools.

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

How to formulate output timing constraints




Figure: Output constraints t_{odel max} and t_{odel min} as understood by synthesis tools.

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Cross reference for I/O timing constraints

Event	Symbol	Quantity (altruistic view)	Synopsys term
relating to the interface with the upstream circuitry			
(3)	t _{su inp}	setup time	
data-valid	$\leq T_{clk} - t_{pd\ upst}$	of circuit under construction	
window	$t_{pd\ upst} = t_{idel\ max}$	clock-to-output prop. delay	maximum
begins		of upstream circuitry	input delay
(2)	t _{ho inp}	hold time	
data-valid	$\leq t_{cd \ upst}$	of circuit under construction	
window	$t_{cd\ upst} = t_{idel\ min}$	clock-to-output cont. delay	minimum
ends		of upstream circuitry	input delay
relating to the interface with the downstream circuitry			
(4)	t _{pd oup}	clock-to-output prop. delay	
data-call	$\leq T_{clk} - t_{su dnst}$	of circuit under construction	
window	$t_{su\ dnst} = t_{odel\ max}$	setup time	maximum
begins		of downstream circuitry	output delay
(1)	t _{cd oup}	clock-to-output cont. delay	
data-call	$\geq t_{ho \ dnst}$	of circuit under construction	
window	$t_{ho\ dnst} = -t_{odel\ min}$	hold time	<u>minus</u> minimum
ends		of downstream circuitry	output delay

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Dealing with special subcircuits I

- ► Adders, multipliers, and other (high-performance) arithmetic units.
- ▶ Padframe (core ↔ pads interconnect).
- Clock distribution network (typically buffered trees).
- Clock gating circuitry (for low power).
- Data synchronizers (at clock boundaries).
- Scan paths (auxiliary structures for circuit testing).

What do all these subcircuits have in common?

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Dealing with special subcircuits I

- ► Adders, multipliers, and other (high-performance) arithmetic units.
- ▶ Padframe (core ↔ pads interconnect).
- Clock distribution network (typically buffered trees).
- Clock gating circuitry (for low power).
- Data synchronizers (at clock boundaries).
- Scan paths (auxiliary structures for circuit testing).

What do all these subcircuits have in common?

Each must conform to a precisely defined pattern at the gate level, mimicking the desired behavior alone does not suffice!

Limitation: Boolean optimization tools are not designed to handle such "non-logic" circuits.

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

218 / 227

Dealing with special subcircuits II

- What are the options when tight control is sought? (over a subcircuit's gate-level construction)
 - Use dedicated design automation tools,¹
 - fall back to schematic entry, or
 - write a parametrized structural VHDL model.
- As for arithmetic circuits, take advantage of proven synthesis models (e.g. Synopsys DesignWare).

Hint

Do not reoptimize subcircuits so obtained as critical properties may deteriorate. Use "Don't touch" synthesis directives to prevent logic optimization from altering structurally critical subcircuits.

 $^{^{1}}$ Example: Clock tree generation is postponed to the physical design phase and handled by specialized EDA software there.

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Why write RTL synthesis models?

- VHDL is perfectly suitable for coding a data processing algorithm.
- Yet, do not expect an EDA tool to accept a purely behavioral model and to turn that into a circuit design of acceptable performance, size, and energy efficiency.

Conclusion

The fun and the burden of architecture design rests with the hardware developer.

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

How to write an RTL model step by step I

VHDL construct (SystemVerilog construct)

- 1. Draw a fairly detailed block diagram of the architecture devised.
- 2. Check where you can take advantage of DesignWare models.
- 3. Organize the design such as to confine critical propagation paths to within design entities (modules).
- 4. Identify macrocells such as RAMs and ROMs and prepare for generating the necessary design views outside the HDL environment.
- 5. Identify all registers and loosely collect the combinational operations in between into clouds.
- 6. For each cloud, specify the operations in mathematical terms.
- 7. Specify what is to happen during each clock cycle (schedule).


Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

How to write an RTL model step by step II

- 8. For each FSM, find out what type is most appropriate.
- Capture each register in a memoryzing process statement (always_ff block).
- For each cloud, decide how many processes to use. Prefer concurrent signal assignments (continuous assignments) for simpler operations.
- 11. Declare the data items that run back and forth between the various processes as signals (variables) and decide on appropriate types.
- 12. Only now translate your draft into actual HDL code.
 - Adhere to the code patterns established in this text.
 - Watch out for special signals such as clock, reset, enable etc.
 - The schedule defines the various subfunctions in full detail.
 - Fill in don't care entries wherever possible.
 - Follow the recommendations in this text.

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Translating an RTL diagram into HDL code (VHDL)



Automatic circuit synthesis from HDL models Conclusions

always_ff

How to establish a register transfer level model step by step


RAM

ROM

instantiation

statement

Translating an RTL diagram into HDL code (SystemVerilog)



always comb block

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Hardware model writing versus programming

- Writing code for HDL synthesis is not the same as writing software for a program-controlled computer!
- Always think in terms of circuit hierarchies and simultaneous activities (concurrent processes) rather than in terms of instruction sequences!

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Hardware model writing versus programming

- Writing code for HDL synthesis is not the same as writing software for a program-controlled computer!
- Always think in terms of circuit hierarchies and simultaneous activities (concurrent processes) rather than in terms of instruction sequences!

Golden rule

Establish a block diagram of your architecture first, then code what you see!

Data types Finite state machines and sequential subcircuits in general RAM and ROM macrocells Timing constraints Limitations and caveats How to establish a register transfer level model step by step

Hardware model writing versus programming

- Writing code for HDL synthesis is not the same as writing software for a program-controlled computer!
- Always think in terms of circuit hierarchies and simultaneous activities (concurrent processes) rather than in terms of instruction sequences!

Golden rule

Establish a block diagram of your architecture first, then code what you see!

Caution

Do not ignore warnings and error messages from the synthesizer unless you understand what they mean!


Conclusions I

VHDL and SystemVerilog universally adopted due to paying benefits:

- $+\,$ Top-down design methodology using a single standard language.
- + RTL synthesis does away with all lower-level schematic drawings in a typical VLSI design hierarchy. \mapsto Saves time and effort.
- + HDLs enable sharing, reusing and porting of subfunctions and -circuits in a parametrized form. \mapsto More useful than schematics.
- + Automatic technology mapping postpones the committment to a specific fabrication process until late in the design cycle.
- $+\,$ Allows for retargetting between field-programmable logic and ASICs.

Conclusions II

$+\,$ VHDL and SystemVerilog support the coding of simulation testbenches.



viore on this in chapter 5 Functional verification .

© Hubert Kaeslin Microelectronics Design Center ETH Zürich Circuit Modeling with Hardware Description Languages 22

Conclusions III

The limitations are relatively minor:

- Learning to master VHDL or SystemVerilog may be daunting.
- \sim Only a subset is amenable to synthesis. \mapsto No serious problem.
- Lack of agreement between tool vendors on
 - what constructs the synthesis subset ought to include,
 - how to capture timing constraints and synthesis directives, and
 - when to support new constructs introduced with past std revisions.
- A gap remains between system design and actual hardware design. Manual translation from a behavioral model to RTL synthesis code is inefficient and prone to errors. Will high-level synthesis help?

Conclusions III

The limitations are relatively minor:

- Learning to master VHDL or SystemVerilog may be daunting.
- \sim Only a subset is amenable to synthesis. \mapsto No serious problem.
- Lack of agreement between tool vendors on
 - what constructs the synthesis subset ought to include,
 - how to capture timing constraints and synthesis directives, and
 - when to support new constructs introduced with past std revisions.
- A gap remains between system design and actual hardware design. Manual translation from a behavioral model to RTL synthesis code is inefficient and prone to errors. Will high-level synthesis help?

Concluding remark

HDL synthesis does not do away with architecture design!