# VLSI CLOCKING AND SYSTEM DESIGN

Dr. Mohammed M. Farag



**Faculty of Engineering** Alexandria University



#### **Outline**

- Clocked Flip-flops
- **D** CMOS Clocking Styles
- **Pipelined Systems**
- □ Clock Generation and Distribution
- □ System Design Considerations

# Clocked Flip-flops

- **D** Synchronous design employs clocking signals to coordinate the movement of data through the system
- $\Box$  In Figure 15.2, the data bit D is loaded into the DFF only on a rising clock edge

 $Q(t_0 + t_f) = D(t_0)$  (15.1)

Where  $t_o$  is the rise edge, and  $t_f$  is the time

- **n** In highy speed helesign, Ithe himiting circuit factor is the DFF delay time  $t_f$  that is determined by the electronics and the  $\,$  load  $\psi$ diglay spleedhel estpat Itarehlin aating
	- **n** Decreasing  $t_f$  allows for a higher frequency clock
	- **The tradeoff of speed and power**



Figure 15.1 Ideal clocking signal



## Classical State Machines (1/2)

 $\Box$  Two models for state machines that use single-clock timing are shown in Figure 15.3

**D** Moore machine and Mealy machine



Figure 15.3 Moore and mealy state machines

#### Classical State Machines (2/2)

**D** FPGA design are also heavily based on classical state machine theory

- **For examples, in combinational logic,** Individual gates, PLAs, Programming Logic Device (PLD), and groups of multiplexors
- **Programming** is achieved with EPROMs, fuseshe ASBAM arrays, and some contain lookup tables (LUT, e.g.  $T > F \n\mathbf{F} \cdot \mathbf{G} \cdot \mathbf{A}$ ,  $\mathbf{t} \mathbf{Q} \cdot \mathbf{B} \cdot \mathbf{G} \cdot \mathbf{G}$  is the large enough to  $\sum$ *r <sup>m</sup><sup>r</sup>* (15.2) (The AND-plane of the PLA can be programmed to produce minterms *m<sup>r</sup>* ) allow completion)

Where,

- **In is the delay time form** input to output of the flip-flop
	- $\mathbf{r}_d$  is the logic delay time through the PLA
	- $\mathbf{r}_{\text{su}}$  is the "setup time" of the flip-flip



Figure 15.5 Huffman state machine using PLA logic

### **Outline**

- □ Clocked Flip-flops
- □ CMOS Clocking Styles
- **Pipelined Systems**
- □ Clock Generation and Distribution
- □ System Design Considerations

#### Clocked Logic Cascades



 $\cdot \phi = 0$  $\overline{a}$  $\phi \cdot \phi$  $V_{\text{max}} = V_{DD} - V_{Tn}$ (Figure 15.6) (15.5) (Figure 15.7)



(a) FETs (b) Transmission gate

Figure 15.7 Clock-controlled transistors



Figure 15.6 Complementary clocks



#### Figure 15.8 A clocked cascade

## Timing Circles and Clock Skew

- *Timing circles*: are simple constructs that can be useful for visualizing data transfer
	- **n** In Figure 15.9, this defines what is known as a 50%





Figure 15.10 Clock generation circuit



Figure 15.11 Clock skew



Figure 15.12 Timing circle with clock skew



The logic-level description of the clocked cascade masks the circuit characteristics that determine the ultimate speed

$$
\left(\frac{T}{2}\right)_{\min} = t_{FFT} + t_{NOT} \qquad (15.7) \qquad f_{\min} = \frac{1}{T_{\max}} = \frac{1}{2t_h} \qquad (15.12)
$$
\n
$$
\left(\frac{T}{2}\right)_{\min} = t_{r,FFT} + t_{HL,NOT} \qquad (15.8) \qquad V_{DD} - |V_{T_P}| + \sqrt{\frac{\beta_n}{\beta_p}} V_{T_n}
$$
\n
$$
V_M = \frac{1}{T_{\min}} = \frac{1}{2(t_{r,FFT} + t_{HL,NOT})} \qquad (15.9) \qquad 1 + \sqrt{\frac{\beta_n}{\beta_p}} \qquad (15.13)
$$
\n
$$
f_{\max} = \frac{1}{T_{\min}} = \frac{1}{2(t_{r,FFT} + t_{CL})} \qquad (15.10) \qquad \frac{\beta_n}{\beta_p} = \frac{\kappa_n \cdot \left(\frac{W}{L}\right)}{\kappa_p \cdot \left(\frac{W}{L}\right)_p} \qquad (15.14)
$$
\n
$$
I_{leak} = -C_{in} \frac{dV_{in}}{dt} \qquad (15.11) \qquad \frac{\beta_n}{\beta_p} = \frac{\kappa_n}{\kappa_p \cdot \left(\frac{W}{L}\right)_p} \qquad (15.15)
$$
\n
$$
\left(\frac{T}{2}\right)_{\max} = t_h \qquad (15.12)
$$



Figure 15.13 Shift register circuit



(a) Circuit (b) Voltage decay

Figure 15.14 Charge leakage in the shift register

**E IIII** 



Figure 15.15 Clocking waveforms with finite rise and fall times

Figure 15.16 Static shift register design

## Dual Non-overlapping Clocks

 $\Box$  In this technique, two distinct non-overlapping clocks  $\psi_1$  and  $\psi_2$  are used such that (Fig. 15.17 and 15.18)

> $\phi_1(t) \cdot \phi_2(t) = 0$ (15.17)

 $\Box$  Finite-state machines that are based on dualclock schemes can provide powerful interactive capabilities (Fig. 15.19)



Figure 15.17 Dual non-overlapping clocks



Figure 15.18 Timing circuit for a 2-clock network



Figure 15.19 A dual-clock finite-state machine design

## Other Multiple-clock Schemes

- It is possible to create different mutliple-clock schemes to control clocked logic cascades and state machine
	- **E** For example, a triple, nonoverlapping clock set
- **However, in modern high-speed VLSI,** complicated clocking schemes introduce too many problems
	- **a** Solution: speed gains are accomplished by improved *circuit design*, *processing*, and *architectural modifications*
	- **The most popular approach is to use** a *single-clock, dual-phase system*



Figure 15.20 Triple, non-overlapping clock signals



Figure 15.21 Timing circle for a 3-clock non-overlapping network

## Dynamic Logic Cascades (1/2)

- $\Box$  Dynamic logic circuits achieve synchronized data flow by controlling the internal operational states of the logic gate circuits
	- Typical domino logic state: In section 9.5 of Chapter 9
	- **P**: per-charge phase
	- $\blacksquare$  E: Evaluation phase
- $\Box$  In Figure 15.23,



#### Figure 15.22 Operation of a domino logic state



Figure 15.23 A dynamic logic cascade

## Dynamic Logic Cascades (2/2)

- $\Box$  In Figure 15.24, the data transfer into and out of a dynamic logic cascade is sequenced with the clock
	- $\blacksquare$  The number of stages that can be included in the chain is determined by the delay for the case where every stage switches
	- However,this introduces *charge leakage problem*
	- Solution: charge keeper circuits

 True Single-Phase Clock (TSPC): use only a single clock ψ throughout **T** Two TSPC latches are shown in Figure 15.25







Figure 15.25 True single-phase clock latches

### **Outline**

- □ Clocked Flip-flops
- **D** CMOS Clocking Styles
- Pipelined Systems
- □ Clock Generation and Distribution
- □ System Design Considerations

## Basic Concept of Pipelining

 Pipelining is a tech. that is used to increase the throughput of a sequential set of distinct data inputs through a synchronous logic cascade  $T > t$ <sup>*f*</sup>  $f$ </sup> +  $t$ <sup>*d*</sup> +  $t$ <sup>*f*</sup>  $s$ <sup>*u*</sup> +  $t$ <sup>*f*</sup>  $s$ <sup>*i*</sup> (15.18)  $t_{hold} < PW$ (15.19) (PW: pulse width of the clock)

$$
f < \frac{1}{t_{ff} + t_d + t_{su} + t_s} \quad (15.20)
$$

Where,  $\textbf{t}_f$ : flip-flop delay time  $\mathbf{r}_d^{\mathcal{C}}$ : logic delay time *tsu* : setup time of the flip-flip  $\bullet$  t<sub>hold</sub> : hold time of the flip-flip



Figure 15.26 Basic pipelined stage for timing analysis



Figure 15.27 Waveform quantities for timing analysis

## Pipelining (1/2)

- **n** Pipelined systems are designed to increase the overall throughput of a set of sequential input states by dividing the cascade into small visualization of the problem (Figure 15.28)
- □ Once a circuit completes a calculation and passes the result on to the next stage, it remain idle for the rest of the clock cycle (Figure 15.29)



#### Figure 15.28 Logic chains in a clocked system



Figure 15.29 Circuit activity in a logic cascade

## Pipelining (2/2)

 $\Box$  Since the delay through a logic gate varies its complexity and parasitics, the logic propagation rate will not be uniform



Figure 15.30 Progression times in the logic cascade

 $\Box$  In Figure 15.31, dividing the long logic into small groups, add registers between the sections, and use a faster  $C_{\text{AT}} = (N+3)T_{\text{opt}} = (N+3)T_{\text{opt}} = (15.21)$ <br>a faster clock, then most of the circuits will be  $i$  at $i$ any. given time (15.22)

(15.23)

 $T_{pipe} = \max\{ T_{1} ,..., T_{m}\}$ 



Figure 15.31 A 4-stage pipeline



Figure 15.32 Pipeline with positive edge and negative edge-triggering

#### **Outline**

- □ Clocked Flip-flops
- **D** CMOS Clocking Styles
- **Pipelined Systems**
- □ Clock Generation and Distribution
- □ System Design Considerations

#### Clock Distribution

□ When frequencies *f* reach the IGHz (10<sup>9</sup> Hz) level corresponding to a clock period of

$$
T = \frac{1}{f} = 1 \text{ ns} \qquad (15.24)
$$

 $\Box$  However, distribution of the clocking signal to various points of the chip is complicated because the intrinsic RC time delay τ increases as the square of the line length *l* according to

$$
\tau = Bl^2 \tag{15.25}
$$

$$
\Delta t_1 = B(l_b^2 - l_a^2) \quad (15.26)
$$

 $(l_c^2 - l_h^2)$  $\Delta t$ <sub>2</sub> =  $B(l_c^2 - l_b^2)$  (15.27)

**Problems: clock skew and signal distortion will be** very difficult to deal with in large chips



#### Figure 15.31 A 4-stage pipeline



#### Figure 15.31 A 4-stage pipeline

#### Clock Stabilization and Generation (1/2)



Figure 15.35 A basic clock stabilization network



Figure 15.36 Phase-locked loop (PLL) stabilization circuit

#### Clock Stabilization and Generation (2/2)



Figure 15.37 Inverter-based clock generation circuit

$$
C = C_{line} + \sum C_G \qquad (15.28)
$$



Figure 15.38 Skew minimization circuit



Figure 15.39 Generating complementary clocks using a latch



Figure 15.40 Circuit for producing

## Clock Routing and Driver Trees



### Driver Tree (1/2)

E IIII







#### (a) Driver tree (b) Application to H-tree

#### Figure 15.45 Driver tree arrangement



Figure 15.46 Driver tree design with interconnect parasitics

Figure 15.43 Geometrical analysis of the letter "H"



Figure 15.44 Macro-level H-type

distribution tree

## Driver Tree (2/2)







Figure 15.48 Electrical circuit for a non-symmetrical distribution



#### (a) Driver tree (b) Chip distribution

#### Figure 15.49 Single driver tree with multiple outputs



Figure 15.50 Asynchronous system clocking

Figure 15.51 Operation of a self-timed element

### **Outline**

- □ Clocked Flip-flops
- **D** CMOS Clocking Styles
- **Pipelined Systems**
- □ Clock Generation and Distribution
- G System Design Considerations

Bit Slice Design (1/2)

□ For example, an ALU circuit design (Fig. 15.52)

 $C = C(A, B; control)$  (15.30)

 $\Box$  Bit slice design is based on the fact that logic deals



Figure 15.52 An n-bit ALU Figure 15.53 Block description

## Bit Slice Design (2/2)

- $\Box$  With the bit slice philosophy, an *n*-bit ALU is created by paralleling *n* identical slices as shown in Figure 15.55
	- **The repetition will also appear** at the logic, circuit, and silicon levels
	- Dredwantage: librarydamdrinstance ,building for large system design
- $\Box$  For example, in Verilog





#### Cache Memory

- **Quart Cache memory is designed to be place** in between the CPU and the main memory to speed up the system operation
	- **B** SRAM memory structure
	- **Instruction-cache (I-cache)** : is used to hold instructions that are fetched from the M.M. where the program to run freely
	- Data-cache (D-cache): is used to hold the results of computations
- **Example 15.57** shows a simple block diagram for a *dual-issue superscalar* design using I-cache and D-cache (*Computer Architecture*)



(a) Basic system



#### (b) Cache modification





Figure 15.57 Block diagram of a dualissue superscalar machine

#### Systolic Systems and Parallel Processing

- $\Box$  In a systolic system, the movement of the data is controlled by a clock, moving one phase on each cycle
- $\Box$  In parallel processing, a PE (processor element) can be as simple as an AND gate, or as a complex as a generalpurpose microprocessor (Fig. 15.58)
	- **n** Individual **process** elements communicate via switching arrays, which are controlled by either local or global signals
	- $\blacksquare$  The strongest aspects of VLSI: Wafer *scale integration,WSI*



Figure 15.58 Regular patterning in a parallel processing network