ELEMENTS OF PHYSICAL **DESIGN**

Dr. Mohammed M. Farag

Faculty of Engineering Alexandria University

Outline

- □ Basic Concepts
- Design Rules
- □ Physical Design of Logic Gates
- **EXT Sizing and the Unit Transistor**
- □ Cell Concepts
- Design Hierarchies

Physical Design

\Box What is physical design?

- **□** To translating logic circuits into *silicon*
- Switch speed is critical
	- **The electrical characteristics of a logic gate depend on the aspect** ratios of the transistors (In Chapter 6, we will discuss it)
	- In other words, this is due to both the current flow levels and the parasitic resistance and capacitance (In Chapter 3)

\Box Layout can be very time consuming

- **Design gates to fit together nicely**
- Build a library of standard cells
- □ Standard cell design methodology
	- **D** VDD and GND should abut (standard height)
	- **Q** Adjacent gates should satisfy design rules
	- nMOS at bottom and pMOS at top
	- **Q** All gates include well and substrate contacts

Figure 5.1 Polygons in physical design

T

E UII

Example: N-Well COMS Inverter

The cross-section view and layout of a CMOS(n-well) inverter

Basic Concepts

- \Box Our study to this point shows that the topology of the transistor network establishes the logic function
- \Box Another aspect of logic is switching speed which is crucially important to modern chip design
- \Box The electrical characteristics of a logic gate depends on the transistor aspect ratios (W/L)
- \Box Physical design must address both of theses areas
- \Box We will focus on studying the basics of circuit layout in this chapter

Layout CAD Tools

- **Layout Editor**
	- **draw multi-vertices polygons which represent physical design** layers
	- **Manhattan geometries, only 90° angles**
	- **Manhattan routing: run each interconnect layer perpendicular** to each other

Design Rules Check (DRC)

- **n** checks rules for each layer (size, separation, overlap)
- **n** must pass DRC or will fail in fabrication
- **Parameter Extraction**
	- create netlist of devices (tx, R, C) and connections
	- extract parasitic *Rs* and *Cs*, lump values at each line (R) / node (C)

Layout CAD Tools

- □ Layout vs. Schematic (LVS)
	- **COMPARE layout to schematic**
	- **n** check devices, connections, power routing
	- **Can verify device sizes also**
	- **Exercise Exactly** ensures layout matches schematic exactly
	- **passing LVS is final step in layout**

Outline

Basic Concepts

- Design Rules
- **<u>n</u>** Physical Design of Logic Gates
- **D FET Sizing and the Unit Transistor**

□ Cell Concepts

Design Hierarchies

Basic Structure of nWell

nWell technology

- 1. Start with p-type substrate
- 2. nWell
- 3. Active
- 4. Poly
- 5. pSelect
- 6. nSelect
- 7. Active contact
- 8. Poly contact
- 9. Metall
- 10. Via
- 11. Metal2
- 12. Overglass

Figure 5.2 Minimum line width and space

- *Manhattan geometries*
	- » Where *all turns are multiples of 90o*
	- » If in an arbitrary manner, then must be sure what the structures are supported by the fabrication process

EE 432 VLSI Modeling and Design 10 and \overline{a} 10 and \overline{a}

n-Wells

- \Box An n-well is required at every location where a pFET is to be made
	- \Box It is often possible to merge adjacent n-wells together into one
	- □ n-well must be connected to the power supply V_{DD} when used for pFETs

 W_{nw} = minimum width of an n-well mask feature S_{nw-nw} = minimum edge-to-edge spacing of adjacent n-wells

Figure 5.3 n-well structure and mask

Example

□ n-well

- **r** required everywhere 10₂ pMOS is needed
- rules
	- **minimum width**
	- **numilianally** minimum separation to self
	- **n** minimum separation to nMOS Active
	- **n** minimum overlap of pMOS Active

EE 432 VLSI Modeling and Design 12 and 2 a

Active Areas

\Box Silicon devices are built on active areas of the substrate

 W_a = minimum width of an Active feature

 S_{a-a} = minimum edge-to-edge spacing of Active mask polygons

 $FOX = NOT (Active)$ (5.1) $FOX + Active = Surface$ (5.2)

Figure 5.4 Active area definition

Example

Active

- **P** required everywhere a transistor is needed
- any non-Active region is FOX

nules

minimum width

numilibrary minimum separation to other Active

MOSIS SCMOS rules; λ =0.3μm for AMI C5N

Doped Silicon Regions

EE 432 VLSI Modeling and Design 15

Example

□ n/p Select

- **defines regions to be doped n+ and p+**
- \blacksquare tx $S/D =$ Active AND Select NOT Poly
- \blacksquare tx gate = Active AND Select AND Poly
- nules
	- minimum overlap of Active
		- same for pMOS and nMOS
	- several more complex rules available

MOSFETs (1/2)

 \Box Physically, the poly line is deposited before the ion implant, and acts to block dopants from entering the silicon

nFETs

 W_p = minimum poly width S_{p-p} = minimum poly-to-poly spacing $L = W_p$ = minimum width (length) of a Poly line d_{po} = minimum extension of Poly beyond Active

$$
nFET = (nSelect) \cap (Active) \cap (Poly)
$$
 (5.5)
n+ = (nSelect) \cap (Active) \cap (NOT [Poly]) (5.6)

MOSFETs (2/2)

pFET_s

E IIII

Figure 5.9 pFET structure

Figure 5.10 Masks for the pFET

Example

Poly

- high resistance conductor (can be used for short routing)
- **u** primarily used for tx gates
- rules
	- **n** minimum size
	- **n** minimum space to self
	- **numille minimum overlap of gate**
	- **n** minimum space to Active

Drawn and Effective in MOSFETs

- □ Draw and Effective Values in MOSFETs
	- **The critical dimensions of a MOSFET are the** channel length *L* and the channel width *W*
- \Box The physical length is small than L due to lateral doping during the implant annealing step
	- □ L_{eff}: electrical or effective channel length
	- *L_o:* overlap distance on both sides

 $L_{eff} = L - 2L_o$ (5.9) $L_{\text{eff}} = L - \Delta L$ (5.10)

 \Box The channel width is also small than the drawn value due to reduction of active area by the field oxide growth

$$
W_{\text{eff}} = W - \Delta W \qquad (5.11)
$$

$$
W_{\text{eff}} = \frac{W - \Delta W}{L_{\text{eff}}}
$$
 (5.12)

(a) Drawn Layout

(b) Finished view

Figure 5.11 Drawn and effective dimensions of a **MOSFET**

Active Contacts

 An *active contact* is a cut in the Ox1 that allows the first layer of metall to contact an active n+ or p+ region

 $S_{\text{a-ac}}$ = minimum spacing between Active and Active Contact

- d_{acc} = vertical size of the contact
- $d_{ac,h}$ = horizontal size of the contact

 A square contact is obtained if, *however*, it is not uncommon to have aspect rations other than 1:1

$$
d_{ac, v} = d_{ac, h} = d_{ac}
$$
 (5.13)

(b) General mask set

Figure 5.12 Active contact formation

Design Rules: 3

Contacts

- Contacts to Metal1, from Active or Poly
	- use same layer and rules for both
- **n** must be SQUARE and MINIMUM SIZED
- nules
	- \blacksquare exact size
	- **n** minimum overlap by Active/Poly
	- **number** minimum space to Contact
	- \blacksquare minimum space to gate

note: due to contact size and overlap rules, min. active size at contact will be $2+1.5+1.5=5\lambda$

Metal1 (1/3)

- \Box Metall is used as interconnect for signals and power supply distribution
	- W_{m1} = minimum width of a Metal1 line S_{m1-ac} = minimum spacing from Metal1 to Active Contact
	- \Box Every contact is characterized by a resistance

 $\rm R_c$ = contact resistance Ω

Since the contacts are all in parallel, the effective resistance of the Metal1-Active connection with N contacts is reduced to

$$
R_{c, \text{eff}} = \frac{1}{N} R_c \qquad (5.14)
$$

Figure 5.14 Multiple contacts

Example

□ Metal I

- low resistance conductor used for routing
- rules
	- \blacksquare minimum size
	- minimum space to self
	- minimum overlap of Contact

EE 432 VLSI Modeling and Design

Metal1 (2/3)

 \Box Metal1 allows access to the active regions of MOSFETs using the Active Contact oxide cut as Figure 5.15

 S_{p-ac} = minimum spacing from Poly to Active **Contact**

- S_{a-p} = minimum spacing from Active to Poly
- **B** A Poly Contact mask is used to allow electrical connections between Metal1 and the polysilicon gate as Figure 5.16

 S_{p-p} = minimum Poly-to-Poly spacing

EE 432 VLSI Modeling and Design 25

Example

- Connects Metal1 to Metal2
- **n** must be SQUARE and MINIMUM SIZED
- nules
	- \blacksquare exact size
	- space to self
	- **n minimum overlap by Metal I/Metal2**
	- **numille** minimum space to Contact
	- **numille minimum space to Poly/Active edge**
- □ Metal2
	- **I** low resistance conductor used for routing
	- nules
		- \blacksquare minimum size
		- **n** minimum space to self
		- **n** minimum overlap of Via

1λ

 3λ I

6λ

if wide

I 3λ

Metal1 (3/3)

Example: A pair of series-connected FETs sharing the central n+ region as Figure 5.17

 S_{p-p} = minimum Poly-to-Poly spacing

 Example: Parallel-connected FETs as Figure 5.18

 \Box Example: allow for the size of the contact itself, plus two units of poly- active spacing as Figure 5.19

Enforced twice S_{p-a}

Figure 5.18 Parallel-Figure 5.19 Different channel widths using the same active region

Figure 5.17 Series-connected FETs

(a) Cross-section (b) Layout

Vias and Higher Level Metals

D Model CMOS processes add several additional layers of metal that can be used for signal and power distribution

 $\text{Meta11} \rightarrow \text{Meta12} \rightarrow \text{Meta13} \rightarrow \text{Meta14}$

(b) Layout

Figure 5.20 Metal1-Metal2 connection using a Via mask

EE 432 VLSI Modeling and Design 28 and $\frac{28}{2}$

Latch-up

<u>D</u> Latch-up: is a condition that can occur in a circuit fabricated in a bulk CMOS technology

- » The key to understanding latch-up is noting that the bulk technology gives a 4-layers pnpn structure between the power supplyVDD and ground
- » If VDD reaches the breakover voltage V_{BO} , the blocking is overwhelmed by internal electric fields

Figure 5.22 Characteristics of 4-layer pnpn device

(a) Structure (b) Behavior

Equivalent circuit of CMOS latchup

- When one of the two bipolar transistors gets forward biased (due to current flowing through the well, or substrate), it feeds the base of the other transistor
- This positive feedback increases the current until the circuit fails or burns out

Latch-up Prevention

<u>n</u> Latch-up avoiding method

- » to steer the current out of the "bad" path
	- \triangleright Include and n-Well contact every time a pFET is connected to the power supplyVDD, and
	- \triangleright Include a p-substrate contact every time and nFET is connected to a ground rail
- » Silicon-on-insulator, SOI
- » Twintub: using two separate wells for FETs, an n-well for pFETs and a p-well for nFETs

Layout Editors

- n+ is formed whenever Active is surrounded by nSelect; this is also called ndiff.
- $p +$ is formed whenever Active is surrounded by pSelect; this is also called pdiff.
- □ A nFET is formed whenever Poly cuts an n+ region into two separate segments.
- \Box A pFET is formed whenever Poly cuts an \Box p+ region into two separate segments.
- \Box No electrical current path exists between conducting layer (n+, p+, Poly, Metal, etc.) unless a contact cut (Active Contact, Poly Contact, or Via) is provided.

Figure 5.24 Layer key for layout drawings in this book

Figure 5.25 Drawing complex polygons using rectangles

Outline

- **Basic Concepts**
- **Design Rules**
- **<u>n</u>** Physical Design of Logic Gates
- \Box FET Sizing and the Unit Transistor
- □ Cell Concepts
- **Design Hierarchies**

The Not Cell

<u>s nin</u>

(a) Schematic

(b) Cell layout

Figure 5.42 NOT gate width horizontal FETs Figure 5.43 Not layout using vertical FETs

(a) Basic cell

(b) 2X cell

EE 432 VLSI Modeling and Design 34 34

EE 432 VLSI Modeling and Design 35

NAND2 and NOR2

 Out

1

Transistor Orientation

Horizontal Tx (W run vertically)

- \blacksquare can increase tx width with fixed pitch (space between power rails)
- cells short & wide

□ Vertical Tx (W runs horizontally)

- pitch sets max tx width
- cells taller & narrow

Inverter Layout Options

- \Box Layout with Horizontal Tx
	- pitch sets max txsize
- **Layout with Vertical Tx**
	- allows tx size scaling without changing pitch
- \Box Vertical Tx with 2x scaling

vertical

EE 432 VLSI Modeling and Design 37

NAND/NOR Layout Alternatives

EE 432 VLSI Modeling and Design 38

Outline

- **Basic Concepts**
- **Design Rules**
- **<u>n</u>** Physical Design of Logic Gates
- **D FET Sizing and the Unit Transistor**
- Gell Concepts
- **Design Hierarchies**

FET Sizing

- FET are specified by the aspect ratio (*W/L*)
	- \Box Combine with the processing parameters to give the electrical characteristic of the transistor
	- Given the gate area by $A_G = LW$

$$
C_G = C_{ox} W L \qquad (5.19)
$$

$$
\begin{aligned}\nI_D &\approx I_S \\
R_{\text{chan}} &= R_{s,c} \left(\frac{L}{W} \right) \Rightarrow R_{\text{chan}} \propto \frac{1}{W} \qquad (5.21, 5.22) \\
\mu_n &> \mu_p\n\end{aligned}
$$

Since
$$
r = \frac{\mu_n}{\mu_p} \Rightarrow \frac{R_p}{R_n} = r
$$
 (5.24, 5.25) $(r = 2 \sim 3)$

$$
\left(\frac{W}{L}\right)_p = r\left(\frac{W}{L}\right)_n \tag{5.26}
$$

 $C_{G_p} = rC_{G_n}$ (5.27)

pFETs don't conduct as well as nFETs

 $I_{\rm S}$

(Since *C* is proportional to *W*)

EE 432 VLSI Modeling and Design 40 and \overline{a} **40 and 40 an**

Figure 5.36 Basic geometry of a FET

 \rightarrow $L \leftarrow$

 $G \Box$

S

 I_D

W

Channel

region

Unit Transistors

 Unit transistor is the minimum-size **MOSFET**

$$
\left(\frac{W}{L}\right)_{\text{min}} = \frac{w_a}{w_b} \qquad (5.30) \qquad \text{(the aspect ratio)}
$$

 $C_G = C_{ox} w_a w_p$ (5.31) (gate capacitance) Figure 5.37 Geometry of a

 d_c = dimension of the contact s_{a-ac} = spacing between Active and Active Contact

» As Figure 5.38, the minimum width is now

$$
W = d_c + 2s_{a-ac}
$$
 (5.32)

minimum-size FET

EE 432 VLSI Modeling and Design 41

Scaling Technology

- □ Once a unit FET has been selected, it's useful to allow it to be scaled in size
	- **Reference IX** \rightarrow **2X** \rightarrow **4X**
	- **However, Altering the size of the transistor** changes its resistance and capacitance
- **D** Denote R_{1X} and C_{1X} be the *R* and *C* of the IX device

$$
W_{SX} = SW_{1X}
$$
 (5.33) (S: Scaling factor)
\n
$$
W_{4X} = 4W_{1X}
$$
 (5.34) (S = 4)
\n
$$
R_{SX} = \frac{R_{1X}}{S}
$$
 $C_{SX} = SC_{1X}$ (5.35) (decided by FET size)
\n
$$
R_{2X} = \frac{R_{1X}}{2}
$$
 $C_{2X} = 2C_{1X}$ (5.36) (S = 2)
\n
$$
2(R_{1X}/2) = R_{1X}
$$
 (5.37) (Figure 5.40)

Figure 5.39 Scaling of the unit transistor

Figure 5.40 Scaling of seriesconnected FET chain

EE 432 VLSI Modeling and Design 42 42

Gate Design for Transient Performance

Gate Design for Transient Performance (2)

Example 7.35
\n
$$
\beta_{N} = 3\beta_{n}, \beta_{P} = \beta_{p}
$$
\n
$$
\left(\frac{W}{L}\right)_{N} = 3\left(\frac{W}{L}\right)_{n}, \left(\frac{W}{L}\right)_{P} = \left(\frac{W}{L}\right)_{p}
$$
\n
$$
\beta_{N} = \beta_{n}, \beta_{P} = 3\beta_{p}
$$
\n
$$
\left(\frac{W}{L}\right)_{N} = \left(\frac{W}{L}\right)_{n}, \left(\frac{W}{L}\right)_{P} = 3\left(\frac{W}{L}\right)_{p}
$$
\n(7. 179)\n
$$
\left(\frac{W}{L}\right)_{N} = \left(\frac{W}{L}\right)_{n}, \left(\frac{W}{L}\right)_{P} = 3\left(\frac{W}{L}\right)_{p}
$$
\n(7. 180)

□ Example

$$
f = \overline{(a \cdot b + c \cdot d) \cdot x}
$$
\n
$$
\beta_N = 3\beta_n = \beta_{N1}
$$
\n
$$
\beta_P = 2\beta_p
$$
\n
$$
\beta_{P1} = \beta_p
$$
\n(7. 183)\n
$$
\beta_{P1} = \beta_p = 2\beta_P
$$
\n(7. 184)\n
$$
\beta_{P1} = \beta_P = 2\beta_P
$$
\n(7. 185)

(a) NAND3 (b) NOR3

Figure 7.35 Sizing for 3-input gates

Figure 7.36 Sizing of a complex logic gate

EE 432 VLSI Modeling and Design 44

Outline

- **Basic Concepts**
- **Design Rules**
- **<u>n</u>** Physical Design of Logic Gates
- \Box FET Sizing and the Unit Transistor

□ Cell Concepts

 \Box Design Hierarchies

The Cell Concept

- \Box Each physical design file is called a "cell"
- □ "Primitive" cells, polygon -level
	- **n** create "cell library" of basic functions
- Expanding library with more complex cells
	- **P** primitive library cells added as to higher level cells to create more complex logic functions
	- the instantiated (added) cell is called an "instance "

Layout Cell Definitions

- **n** measured between VDD & GND rails
	- A: top of VDD to bottom of GND (we will use this)
	- B: interior size, without power rails
	- C: middle of GND to middle of VDD

□ Cell Boundary

- max extension of any layer (except nwell)
	- set boundary so that cells can be placed side-by-side without any rule violations
	- **E** extend power rails 1.5λ (or 2λto be safe) beyond any active/poly/metal layers
	- **Extend n-well to cell boundary (or beyond)** $\frac{1}{2}$ cell boundary to avoid breaks in n-well

Cell Layout Guidelines

D Internal Routing

- use lowest routing layer possible, typically poly and metal1
- **Example 1** keep all possible routing inside power rails
- Reep interconnects as short as possible
- □ Bulk (substrate/well) Contacts
	- **n** must have many contacts to p-substrate and n-well (at least 1 for each connection to power/ground rails)
	- **E** consider how signals will be routed in/out of the cells (don't block access to I/O signals with substrate/well contacts)

Cell Layout Guidelines (2)

- □ S/D Area Minimization
	- **n** minimize S/D junction areas to keep capacitance low
- □ I/O Pads
	- **Placement: must be able to route I/O signals out of cell**
	- Pad Layer: metal1 for smaller cells, metal2 acceptable in larger cells
- □ Cell Boundary
	- **Extend VDD and GND rail at least 1.5λbeyond internal** features
	- extend n-well to cell boundary to avoid breaks in higher level cell

Cell View and Cell Ports

Cell View

- see only I/O ports (including power), typically in Metal1
- **Examede internal layer polygons of the primitive**

Ports

Cell-level view of INV, NAND, and NOR primitives

- all signals that connect to higher level cells
- **physical locations of the layout cell, typically in Metal1or** Metal2
- □ Metal1 vs Metal2 ports
	- **B** best to keep ports in Metall for primitives
	- **always try to use only the lowest level metals you can**

Cell-based Design

- □ Cell-based: once a set are defined, they may be used to create more complex V_{DD} networks
- □ A function using unit gate of Figure 5.26

 $f = a \cdot b$ (5.16)

- \Rightarrow 2*X*_{NOT} + *X*_{NAND} (5.17)
- \Box In this case, a new complex cell FI will v_{ss} become to the new unit component, and this block without decomposing it into the primitive cells

Figure 5.26 Logic gates as basic cells

Figure 5.27 Creation of a new cell using basic units

Cell-based: FET Placement

D Tiling Placement

- **□** Arrays of parallel metall are used for interconnect
- **□ Both Metal1 and Metal2 are** used for routing which gives more flexibility
- **n** Metall arrays consume significant area leading to a decreased chip density

Weinberger Image Placement

- A high-density technique is to alternate VDD and VSS power lines
	- **D** "Inverted logic cells" are defined to be flipped in relation to the rows of "Logic cells"
	- **High-density placement rate**
- Major drawback: must use Metal2 or higher metal layer to achieve this approach

Figure 5.33 Weinberger image array

Outline

- **Basic Concepts**
- **Design Rules**
- **<u>n</u>** Physical Design of Logic Gates
- **D FET Sizing and the Unit Transistor**
- □ Cell Concepts
- Design Hierarchies

2013

Design Hierarchies

- \Box Top-down hierarchy design
- Bottom-up hierarchy design

Figure 5.48 Primitive polygonlevel library entries

Figure 5.49 Expanding the library with more complex cells

Figure 5.50 Cell hierarchy

Figure 5.51 Effect of the flatten operation

EE 432 VLSI Modeling and Design 56 and $\frac{1}{2}$ 56

Hierarchical Design

- \Box Start with Primitives
	- **basic transistor-level** gates/functions
	- optimize performance and layout
	- **n** layout with polygons

\Box Build larger cells from primitives

- **n** layout with instances of primitives
- polygons for transistors and routing
- Build even larger cells
	- **n** layout with instances of lower level cells
	- polygons only for signal routing
- Repeat for necessary levels of hierarchy until Final Chip

- Advantages of Hierarchical Design:
	- allow layout optimization within each cell
	- eases layout effort at higher level
		- higher level layout deal with interconnects rather than tx layout

Primitives must be done using custom techniques, but higher level layout can use automated (place-and-route) CAD tools

EE 432 VLSI Modeling and Design 57

Hierarchical Design Concepts

Building Functions from Primitives

- **national instantiate one or more lower-level cells to from higher-level** function
- **Example:** $f = a \overline{b}$

Hierarchical Design Concepts (2)

D Final Chip

- **F** flatten all cells to create one level of polygons
- allows masks to be made for each layout layer
- **P** removes hierarchy

IMPORTANT:

Don't flatten your cells! There are other ways to peak (see) lower level cells instantiated within a higher level cell

