LOGIC DESIGN WITH MOSFETS

Dr. Mohammed Morsy



Faculty of Engineering Alexandria University

Outline □ The Fundamental MOSFETs Ideal Switches and Boolean Operations MOSFETs as Switches Basic Logic Gates in CMOS Complex Logic Gates in CMOS Transmission Gate Circuits

nMOS Transistor

- □ Four terminals: gate (G), source (S), drain (D), body (B)
- Gate-oxide-body stack looks like a capacitor
 - Gate and body are conductors
 - SiO₂ (oxide) is a very good insulator
 - Called metal oxide semiconductor (MOS) capacitor
 - Even though gate is no longer made of metal



nMOS Operation (1/2)

- \square Body is usually tied to ground (0V)
- When the gate is at a low voltage
 - P-type body is at low voltage
 - Source-body and drain-body diodes are OFF
 - No current flows, transistor is OFF



nMOS Operation (2/2)

- When the gate is at a high voltage
 - Positive charge on gate of MOS capacitor
 - Negative charge attracted to body
 - Inverts a channel under gate to n-type
 - Now current can flow through n-type silicon from source through channel to drain, transistor is ON



pMOS Transistor

Similar, but doping and voltages reversed

- Body tied to high voltage (VDD)
- Gate "low": transistor ON
- Gate "high": transistor OFF
- Bubble indicates inverted behavior



Outline The Fundamental MOSFETs Ideal Switches and Boolean Operations MOSFETs as Switches Basic Logic Gates in CMOS Complex Logic Gates in CMOS Transmission Gate Circuits



(b) Closed

Figure 2.1 Behavior of an assert-high switch

(a) Open

Ideal Switches (2/3) b a $g = (a \cdot 1) \cdot b = (a \cdot 1) \cdot b$ • g = a · b $(a \cdot 1) \cdot b$ $a \cdot 1$ Input Output Figure 2.2 Series-connected switches a $a \cdot 1$ b + $g = (a \cdot 1) + (b \cdot 1) = a + b$ 10 • f = a + b $b \cdot 1$ Input Output Figure 2.4 Parallel-connected switches





Outline The Fundamental MOSFETs Ideal Switches and Boolean Operations MOSFETs as Switches Basic Logic Gates in CMOS Complex Logic Gates in CMOS Transmission Gate Circuits

MOSFET as Switches MOSFET: Metal-Oxide-Semiconductor Gate Field-Effect Transistor nFET: an n-channel MOSFET that uses negatively charged electrons for electrical Drain Source current flow (a) nFET symbol pFET: a p-channel MOSFET that uses positive charges for current flow Gate □ In many ways, MOSFETs behave like the idealized switches introduced in the previous section Drain Source The voltage applied to the gate determines (b) pFET symbol the current flow between the source and Figure 2.9 Symbols used for nFETs and pFETs

EE 432 VLSI Modeling and Design

drain terminals

MOSFET as Switches

- Early generations of silicon MOS logic circuits used both positive and negative supply voltages as Figure 2.10 showing
- Modern designs require only a single positive voltage V_{DD} and the ground connection, e.g. V_{DD} = 5 V and 3.3 V or lower
- The relationship between logic variables x and it's voltages V_x

 $0 \le V_x \le V_{DD}$ (2.14) x = 0 means that $V_x = 0V$ (2.15)

x = 1 means that $V_x = V_{DD}$





(a) Power supply connection (b) Logic definitions

Figure 2.11 Single voltage power supply

Switching Characteristics of MOSFET

□ In general,

- Low voltages correspond to logic 0 values
- High voltages correspond to logic I values
- The transition region between the highest logic 0 voltage and the lowest logic I voltage is undefined

🗆 nFET

$$y = x \cdot A$$
 which is valid iff $A = 1$ (2.16)

pFET

$$y = x \cdot \overline{A}$$
 which is valid iff $A = 0$ (2.17)



Figure 2.12 nFET switching characteristics



(b) Closed

Figure 2.13 pFET switching characteristics

(a) Open

nMOS FET Threshold Voltages

- □ An nFET is characterized by a threshold voltage V_{Tn} that is positive, typical is around $V_{Tn} = 0.5$ V to 0.7 V
- □ If $V_{GSn} \leq V_{Tn}$, then the transistor acts like an open (off) circuit and there is no current flow between the drain and source
- □ If $V_{GSn} \ge V_{Tn}$, then the nFET drain and source are connected and the equivalent switch is closed **(on)**
- Thus, to define the voltage V_A that is associated with the binary variable A

$$V_A = V_{GSn} \tag{2.20}$$



(a) Gate-source voltage



(b) Logic translation

Figure 2.14 Threshold voltage of an nFET

pMOS FET Threshold Voltages

- An pFET is characterized by a threshold voltage V_{Tp} that is negative, typical is around $V_{Tp} = -0.5$ V to -0.8 V
 - If $V_{SGp} \leq |V_{Tp}|$, then the transistor acts like an open (off) switch and there is no current flow between the drain and source
 - If $V_{SGp} \ge |V_{Tp}|$, then the pFET drain and source are connected and the equivalent switch is closed (**on**)
- Thus, to the applied voltage V_A we first sum voltage to write

Note that the transition between a logic 0 and a logic 1 is at Eqn (2.25) !



(a) Source-gate voltage



⁽b) Logic translation

(2.26)

Figure 2.15 pFET threshold voltage

nFET Pass Characteristics

- An ideal electrical switch can pass any voltage applied to it
- As Figure 2.16(b), the output voltage V_v is reduced to a value

$$V_1 = V_{DD} - V_{Tn}$$
 (2.27) since $V_{GSn} = V_{Tn}$

which is less than the input voltage VDD, called **threshold voltage loss**

■ Thus, we say that the nFET can only pass a **weak logic I**; in other word, the nFET is said to pass a **strong logic 0** → can pass a voltage in the range $[0, V_i]$







(b) Logic 1 transfer

Figure 2.16 nFET pass characteristics

pFET Pass Characteristics

Figure 2.17(a) portrays the case where V_x = V_{DD} corresponding to a logic 1 input. The output voltage is

 $V_y = V_{DD}$ (2.29) ,which is an ideal logic 1 level

Figure 2.17(b), the transmitted voltage can only drop to a minimum value of

$$V_y = |V_{Tp}|$$
 (2.30) since $V_{SGp} = |V_{Tp}|$

- The results of the above discussion
 - nFETs pass strong logic 0 voltages, but weak logic I values
 - pFETs pass strong logic I voltages, but weak logic 0 levels
 - Use pFETs to pass logic I voltages of V_{DD}
 - Use nFETs to pass logic 0 voltages of $V_{SS} = 0V$



(a) Logic 0 transfer



Figure 2.17 pFET pass characteristics

Outline

- The Fundamental MOSFETs
- Ideal Switches and Boolean Operations
- MOSFETs as Switches
- Basic Logic Gates in CMOS
- Complex Logic Gates in CMOS
- Transmission Gate Circuits

Basic Logic Gates in CMOS

Digital logic circuits are nonlinear networks that use transistors as electronic switches to divert one of the supply voltages V_{DD} or 0 V to the output





Figure 2.18 General CMOS logic gate



(a) f = 1 output



(b) f = 0 output

Figure 2.19 Operation of a CMOS logic gate

The NOT Gate (1/2)



The NOT Gate (2/2)



The NOR Gate (1/2)



NOR (2/2)





Figure 2.28 NOR2 in CMOS

x y	Mpx	Мру	Mnx	Mny	g
0 0	on	on	off	off	1
0 1	on	off	off	on	0
1 0	off	on	on	off	0
1 1	off	off	on	on	0

Figure 2.29 Operational summary of the NOR2 gate



Figure 2.30 NOR3 in CMOS

FACULTY OF ENGINEERING - ALEXANDRIA UNIVERSITY



NAND (2/2)



Figure 2.34 CMOS NAND2 logic circuit

X	у	Mpx	Мру	Mnx	Mny	h
0	0	on	on	off	off	1
0	1	on	off	off	on	1
1	0	off	on	on	off	1
1	1	off	off	on	on	0

Figure 2.35 Operational summary of the NAND2 gate



Figure 2.36 NAND3 in CMOS

Outline

- The Fundamental MOSFETs
- Ideal Switches and Boolean Operations
- MOSFETs as Switches
- Basic Logic Gates in CMOS
- Complex Logic Gates in CMOS
- Transmission Gate Circuits

Complex Logic Gate (1/3)

Complex or combinational logic gates

- Useful in VLSI system-level design
- **Consider a Boolean expression** $F(a,b,c) = \overline{a \cdot (b+c)}$

$$F(a,b,c) = \overline{a \cdot (b+c)}$$

$$= \overline{a} + \overline{(b+c)}$$

$$= [\overline{a} + (\overline{b} \cdot \overline{c})] \cdot 1$$

$$(2.50)$$

Expanding by simply ANDing the result with a logical I

$$F = \overline{a} \cdot 1 + (\overline{b} \cdot \overline{c}) \cdot 1 \tag{2.51}$$

Complex Logic Gate (2/3)





Figure 2.37 Logic function example



Figure 2.38 pFET circuit for *F* function from equation (2.51)



Figure 2.39 nFET circuit for F



Figure 2.40 Karnaugh for nFET circuit

Complex Logic Gate (3/3)

The characteristics of Complementary CMOS

- For CMOS circuits, due to the completely symmetrical structure, if the input voltage is 0 ~ VDD (full swing), the output signal is also VDD to 0 (inverting) the full-swing (strong output levels).
- There is no static power consumption.
- Process variations will not affect the full swing output of CMOS circuits. Such variations would perhaps affect the electrical characteristics such as the speed or power consumption, etc., but do not affect its proper function. This feature leverages reliable mass production of CMOSVLSI circuits.



Figure 2.41 Finished complex CMOS logic gate circuit

Structured Logic Design (1/4)

CMOS logic gates are intrinsically inverting

Output always produces a NOT operation acting on the input variables



Figure 2.42 Origin of the inverting characteristic of CMOS gates

Structured Logic Design (2/4)



(a) Series-connected nFETs







(b) Parallel-connected nFETs

Figure 2.43 nFET logic formation

Figure 2.45 nFET OAI circuit

Figure 2.44 nFET AOI circuit

Y

Structured Logic Design (3/4)









(b) Series-connected pFETs

Figure 2.46 pFET logic formation



(a) pFET AOI circuit



(b) pFET OAI circuit

Figure 2.47 pFET arrays for AOI and OAI gates

Structured Logic Design (4/4)



FACULTY OF ENGINEERING - ALEXANDRIA UNIVERSITY

Bubble Pushing





(a) NAND - OR

(a) Parallel-connected pFETs





(b) NOR - AND

Figure 2.52 Bubble pushing using DeMorgan rules

(b) Series-connected pFETs

Figure 2.51 Assert-low models for pFETs

XOR and XNOR Gates

An important example of using an AOI circuit is constructing Exclusive-OR (XOR) and **Exclusive-NOR** circuits

 $a \oplus b = a \cdot b + a \cdot b$

 $a \oplus b = a \cdot b + a \cdot b$

$$\Rightarrow a \oplus b = \overline{(\overline{a \oplus b})} = \overline{a \cdot b + \overline{a} \cdot \overline{b}} \qquad (2.73)$$

 $\Rightarrow \overline{a \oplus b} = \overline{\overline{a} \cdot b + a \cdot \overline{b}}$

(2.71)

(2.72)









(a) Exclusive-OR

(b) Exclusive-NOR

Figure 2.57 AOI XOR and XNOR gates



Outline

- The Fundamental MOSFETs
- Ideal Switches and Boolean Operations
- MOSFETs as Switches
- Basic Logic Gates in CMOS
- Complex Logic Gates in CMOS
- Transmission Gate Circuits

Transmission Gate Circuits

- A CMOSTG is created by connecting an nFET and pFET in parallel
 - Bi-directional
 - Transmit the entire voltage range [0, V_{DD}]

$$y = x \cdot s \quad iff \quad s = 1 \tag{2.78}$$



Figure 2.60 Transmission gate (TG)

Logic Design using TG (1/3)

Multiplexors

TG based 2-to-1 multiplexor



Figure 2.61 A TG-based 2-to-1 multiplexor

The 2-to-I extended to a 4:1 network by using the 2-bit selector word (s₁, s_o)

$$F = P_0 \cdot \overline{s_1} \cdot \overline{s_0} + P_1 \cdot \overline{s_1} \cdot s_0 + P_2 \cdot s_1 \cdot \overline{s_0} + P_3 \cdot s_1 \cdot s_0$$
(2.80)







(b) XNOR circuit

Figure 2.62 TG-based exclusive-OR and exclusive-NOR circuits

TG based OR gate

a



$$f = a \cdot (\overline{a}) + \overline{a} \cdot b$$
$$= a + \overline{a} \cdot b \qquad (2.83)$$
$$= a + b$$

EE 432 VLSI Modeling and Design

40

Logic Design using TG (3/3)

Alternate XOR/XNOR Circuits

- Mixing TGs and FETs which are designed for exclusive-OR and equivalence (XNOR) functions
- It's important in adders and error detection/correction algorithms



Figure 2.64 An XNOR gate that used both TGs and FETs