ARITHMETIC CIRCUITS IN CMOS VLSI



E Faculty of Engineering Alexandria University

Adders



Half-adder symbol and operation.



Half-adder logic diagram.

Adders (3)

Ì



(a) NAND2 logic



(b) NOR-based network

Alternate half-adder logic networks.

Adders (4)



a _i	b_i	c_i	s _i c _{i+1}
0	0	0	0 0
0	1	0	1 0
1	0	0	1 0
1	1	0	0 1
0	0	1	1 0
0	1	1	0 1
1	0	1	0 1
1	1	1	1 1

Full-adder symbol and function table.

Adders (5)

I



CPL full-adder design.

Adders (6)

T





Full-adder logic networks.

T



AOI full-adder logic.

Adders (8)

I



Evolution of carry-out circuit.

Adders (9)

T



Mirror AOI CMOS full-adder.

Adders (10)

T



Transmission-gate full-adder circuit.

Adders (11)



An *n*-bit adder.

Adders (12)

I



A 4-bit ripple-carry adder.

Adders (13)

Ì



Worst-case delay through the 4-bit ripple adder.

Adders (14)

T



4-bit adder-subtractor circuit.

Adders (15)

I



	g_i	p_i		
	$a_i \cdot b_i$	$a_i \oplus b_i$		
$a_i = b_i = 0$	0	0		
$a_i = b_i = 1$	1	0		
$a_i \neq b_i$	0	1		
$c_{i+1} = a_i \cdot b_i + c_i \cdot (a_i \oplus b_i)$				

A basis of the carry look-ahead algorithm.

Adders (16)

I



Logic network for 4-bit CLA carry I

Adders (17)

I



Sum calculation using the CLA network.

I



nFET logic arrays for the CLA terms.

Adders (19)

1



Possible uses of the nFET logic arrays in Figure 12.18.

2013

Adders (20)

T



(a) Series-parallel circuit



(b) Mirror equivalent

Static CLA mirror circuit.

Adders (21)

T



Static mirror circuit for c_2 .

Adders (22)

I



MODL carry circuit.

Adders (23)

a _i	b_i	p_i	g_i	k_i
0	0	0	0	1
0	1	1	0	0
1	0	1	0	0
1	1	0	1	0

Propagate, generate, and carry-kill values

Adders (24)

I



Switching network for the carry-out equation.

Adders (25)

I



(a) Static circuit



(b) Dynamic circuit

Manchester circuit styles.

Adders (26)

T



Dynamic Manchester carry chain.

Adders (27)

L



An *n*-bit adder network.

Adders (28)

I



4-bit lookahead carry generator signals.

T



Block lookahead generator logic.

Adders (30)

I



Multilevel CLA block scheme for a 16-bit adder.

Adders (31)

L



64-bit CLA adder architecture.

I



Carry-skil circuitry.

EE 432 VLSI Modeling and Design

 $\bullet c_i$

Adders (33)

Ì



A 16-bit adder using carry-skip circuits.

Adders (34)

J



A 2-level carry-skip adder.

Adders (35)

I



A8-bit carry-select adder.

Adders (35)

I





(a) Symbol

(b) 3-to-2 reduction

Basis of a carry-save adder.

Adders (36)

I



Creation of an *n*-bit carry-save adder.

The state



A 7-to-12 reduction using carry-save adders.

Multipliers



а	b	$a \times b$
0	0	0
0	1	0
1	0	0
1	1	1

Bit-level multiplier.

Multipliers (2)

I

				a_3	a_2	a_1	a_0	multiplicand
				$\times b_3$	b_2	b_1	b_0	multiplier
				$a_3 b_0$	$a_2 b_0$	$a_1 b_0$	$a_0 b_0$	
		+	$a_3 b_1$	$a_2 b_1$	$a_1 b_1$	$a_0 b_1$		
		$_{+}a_{3}b_{2}$	$a_2 b_2$	$a_1 b_2$	$a_0 b_2$			
+	$a_3 b_3$	$a_2 b_3$	$a_1 b_3$	$a_0 b_3$				
p_{7}^{-1}	p_6	p_5	p_4	p_3	p_2	p_1	p_0	product

Multiplication of two 4-bit words.



Ì



Shift register for multiplication or division by a factor of 2.

Multipliers (4)

I

			×	a_3 b_3	a_2 b_2	a_1 b_1	a ₀ b ₀	multiplicand multiplier
				(a ₃	a_2	a_1	a_0) × l	b_0 ($a \times b_0$) 2^0
			(a ₃	a_2	a_1	a ₀)	$\times b_1$	($a imes b_1$) 2^1
		(a ₃	a_2	a_1	a_0)	$\times b_2$		($a\! imes\!b_2$) 2^2
+	(a ₃	a_2	a_1	a ₀)	$\times b_3$			($a imes b_3$) 2^3
p ₇	p_6	p_5	p_4	p_3	p_2	p_1	p_0	product

Alternate view of multiplication process.

Multipliers (5)

T



Using a product register for multiplication.

Multipliers (6)

T



Shift-right multiplication sequence.

Multipliers (7)

T



Register-based multiplier network.

Multipliers (8)

I



An array multiplier.

Multipliers (9)

I



Modularized view of the multiplication sequence.

Multipliers (10)



Details for a 4×4 array multiplier.

Multipliers (11)

T



Clocked input registers.

Multipliers (12)



Initial cell placement for the array.

Multipliers (13)

I

^b 2k+1	b_{2k}	b_{2k-1}	E_k	Effect on sum
$egin{array}{c} 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \end{array}$	0	0	0	add 0
	0	1	+ 1	add A
	1	0	+ 1	add A
	1	1	+ 2	shift A left, add
	0	0	- 2	take two's (A), shift left, add
	0	1	- 1	add two's (A)
	1	0	- 1	add two's (A)
	1	1	0	add 0

Summary of booth encoded digit operations.