Page 1 of 2

جامعة الإسكندرية كلية الهندسة قسم الهندسة الكهربية امتحان الفصل الدراسي الثاني (ابريل ٢٠١٣)

الده الله المتكاملة ذات الكثَّافة العالية جداً (EE432)

السنة الدراسية الرابعة (اتصالات و الكترونيات)

اسم المقرر والرقم الكودي له: نمذجة و تم

Course Title and Code Number: VLSI Modeling and Design (EE432) Fourth Year (Communications and Electronics) Time Allowed: 1.5 Hrs

Alexandria University

Faculty of Engineering

Mid-term Exam, April 2013

Electrical Engineering Department

MOSIS Scalabale Design Rules Are Allowed Answer All Questions:

- 1. For the Layout shown below:
 - a. What structure does it represent?
 - b. The structure is to be fabricated in a scalable 1.2µm n-well CMOS process having the following parameters:

 λ =0.6 µm, Gate-to-Channel capacitance =1.6 fF/µm², Metal-to-Substrate capacitance=0.03 fF/µm², Polysilicon-to-Substrate capacitance=0.06 fF/µm² (f=femto=10⁻¹⁵).

Estimate the total capacitance associated with the structures as seen from Metal1 layer to ground. Note that the substrate is connected to ground.

2. In a scalable 0.5 μm CMOS process, it is intended to realize a resistor in a polysilicon layer. The process has the following parameters: (5 marks) λ=0.25 μm, Poly sheet resistance R_s=25Ω, Poly-to-Substrate capacitance = 0.12 fF/ μm².

If the chip area allocated for the resistor is $10 \ \mu m \ x \ 10 \ \mu m$,

- a. Layout the poly layer in this area in such a way that a maximum resistance is attained (use λ -based design rules).
- b. Calculate the maximum attainable resistance and the associated parasitic capacitance. Note that a straight-square has a resistance R_s while a corner-square has a resistance of $0.65R_s$.
- c. Estimate the propagation delay time of such a structure.

Password: Snake





(25 marks)

الزمن: ساعة ونصف

(5 marks)

3. Consider the AOI logic function:

$$F = \overline{a.(b+c.(d+e))}$$

- a. Design a CMOS circuit realizing this function using the fewest number of transistors.
- b. Is it possible to find an equivalent nFET and pFET Euler paths for the circuit? If so, construct a colored stick diagram layout. If not, find a layout strategy and construct the corresponding stick diagram.
- c. Determine the transistor sizes relative to βn and βp such that the logic circuit has approximately the same propagation delays as an inverter with $\beta n = \beta p$.
- 4. For the Layouts shown in Figure 3:

(8 marks)

- a. Sketch the cross-sectional views of the layouts at the locations indicated.
- b. Calculate the minimum n to p pitch and the minimum inverter height with and without the poly contact to the gate (in). Use MOSIS scalable design rules.
- c. Briefly describe the physical limitations and potential problems associated with four design rules of different classes.



Good Luck

Examiner: Dr. Mohammed Morsy

(7 marks)