# The McGraw Hill Companies

# **CMOS Digital Integrated Circuits**



1

# **Chapter 1 Introduction**

**S.M. Kang and Y. Leblebici**

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

 $\blacksquare$ 

## **Some History**











Single-transistor integrated circuit 1958 Jack Kilby – Texas Instruments Invention of CMOS logic gates 1963 Wanlass & Sah – Fairchild SemiconductorFirst microprocessor (Intel 4004) 1970

Invention of the transistor (BJT) 1947

2,300 MOS transistors, 740 kHz clock frequency

Shockley, Bardeen, Brattain – Bell Labs

**V**ery **L**arge **S**cale **I**ntegration <sup>1978</sup> Chips with more than ~20,000 devices

## **More Recently**

**U**ltra **L**arge **S**cale **I**ntegration

**S**ystem **<sup>o</sup>**n **C**hip (**SoC**)

20 ~ 30 million transistors in 2002



The chip complexity has increased by a factor of 1000 since its first introduction, but the term **VLSI** remained virtually universal to denote digital integrated systems with high complexity.

### **Some Leading-Edge Examples**



Intel Pentium 4  $0.13\mu$  process 55 million transistors 2.4GHz clock  $145$ mm<sup>2</sup>

### **Evolution of Minimum Feature Size**



### **Moore's Law**



### **Evolution of Memory Capacity**



### **Shrinking Device Dimensions**



### **Increasing Function Density**



### **Increasing Clock Frequency**



### **Decreasing Supply Voltage**





### 5-layer cross-section of chip

#### **Typical Chip Cross Section**



### **System-on-Chip**

Integrating all or most of the components of a hybrid system on a single substrate (silicon or MCM), rather than building a conventional printed circuit board.

- 1. More compact system realization
- 2. Higher speed / performance
	- •Better reliability
	- $\bullet$ Less expensive !



## **New Direction: System-on-Chip (SoC)**







#### Top-down vs. bottom-up design

- Top-down design adds functional detail.
	- Create lower levels of abstraction from upper levels.
- Bottom-up design creates abstractions from low-level behavior.
- Good design needs both top-down and bottom-up efforts.



- System Specification
- A high level representation of the system
- Considered factors
	- » Performance Fabrication Technology
	- » Functionality **Functionality Functionality Functionality Functionality Functional**
	- » Physical dimensions (die size)
- Result Specs size, speed, power, and functionality

- Architectural Design
	- RISC (Reduced Instruction Set Computer) versus CISC (Complex Instruction Set Computer)
	- Number of ALUs, Floating Point Units
	- Number and structure of pipelines
	- Cache size
	- Prediction on die size, power, and speed based on existing design
	- Early estimation are very important here

#### Behavioral or Functional Design

- Only behavior and timing without implementation issue
- Specify behavior based on Input + output + timing
- Fast emulation and debugging for the system



```
always @(posedge clk):
begin 
  if (enable = = 1'b0)
    data = 0;
  else 
    data = data + 1;end
```
## **HDL-Based Design**

#### **1980's**

**Hardware Description Languages (HDL) were conceived to facilitate the information exchange between design groups.**

#### **1990's**

**The increasing computation power led to the introduction of logic synthesizers that can translate the description in HDL into a synthesized gate-level net-list of the design.**

#### **2000's**

**Modern synthesis algorithms can optimize a digital design and explore different alternatives to identify the design that best meets the requirements.**

### • Logic Design

- Control flow, word widths, register allocation, arithmetic operations, and logic operations
- RTL (Register Transfer Level) HDL (Hardware
- Description Language)
- » Verilog most popular
- » VHDL Europe and Eastern
- » Literal + Timing Information

$$
X=(AB*CD)+
$$
  
\n
$$
(A+D)
$$
  
\n
$$
Y=(A(B+C)+
$$
  
\n
$$
AC+D)
$$



#### ■ Logic Design

- More actual simulation and testing



- High Level Synthesis: Produce a RTL description from a behavioral description of the design

### Circuit Design

- $-$  Boolean Expression  $\rightarrow$  Circuit Elements (Cells, Macros, Gates, Transistors) + Interconnection
- Each component has specific timing and power Info.
- Circuit Simulation : Verify the correctness and timing
- Terms Netlist, Schematic
- $-$  Logic Synthesis Tool s : RTL  $\rightarrow$  Netlist



#### Physical Design

- $-$  Netlist  $\rightarrow$  Layout (Geometry Representation)
	- » Design rules of applied fabrication process
- Layout Synthesis Tools
	- » Automatic conversion (Fully/Partially)
	- » Area and performance penalty
- Crucial Challenges Area/Delay



51

#### Fabrication

- $-$  Layout  $\rightarrow$  Photo-lithographic mask » One mask for each layer
- Wafer : Silicon crystal are grown & sliced
- Deposition, and diffusion of various materials on

the wafer : each step uses one mask

- Term : Tape Out, 8 inch/20cm, 12 inch/30cm



#### **Packaging, Testing, and Debugging**

- For PCB (Printed Circuit Board) : DIP (Dual In-line Package), PGA (Pin Grid Array), BGA (Ball Grid Array), and QFP (Quad Flat Package)
- For MCM (Multi-Chip Modules): no packaged
- Testing
	- » Before Package Probe line testing
	- » After Package Tester machine applies test patterns.



## **Structured Design Principles**

- **Hierarchy:** "Divide and conquer" technique involves dividing a module into submodules and then repeating this operation on the sub-modules until the complexity of the smaller parts becomes manageable.
- **Regularity:** The hierarchical decomposition of a large system should result in not only **simple**, but also **similar** blocks, as much as possible. Regularity usually reduces the number of different modules that need to be designed and verified, at all levels of abstraction.
- **Modularity:** The various functional blocks which make up the larger system must have **well-defined functions** and **interfaces**.
- **Locality:** Internal details remain at the local level. The concept of locality also ensures that connections are mostly between neighboring modules, **avoiding long-distance connections** as much as possible.

### **Hierarchy of a 4-bit Carry Ripple Adder**



## **Regularity**



**2-input MUX**





## **VLSI Design Styles**



### **Full Custom Design**

Following the partitioning, the transistor level design of the building block is generated and simulated.



The example shows a 1-bit full-adder schematic and its SPICE simulation results.

### **Full Custom Design**

The main objective of full custom design is to ensure fine-grained regularity and modularity.



### **Full Custom Design**



 $(F)$  Select: 0  $\bar{x}$ : -30  $Y: -108$  $dX$ : dV<sup>-</sup> Tools Design Window Create Edit Verify Misc Hit-Kit utilities **A carefully crafted**  Q **full custom block**  $\boxed{\mathbb{Q}}$ **can be placed both**   $\boxed{e}$ **along the X and Y**  画 **axis to form an** Ñ **interconnected two-dimensional array. Example: Data-path cells**

© CMOS Digital Integrated Circuits – 3rd Edition

M: mousePopUp()

R:hiGetCurrentWindow(

nouse L: showClickInfo()

AMS HIT-KIT: 3.11 (kgf)

 $\overline{D}$ <sup>4</sup>

Help

## **Full Custom SRAM Cell Design**



### **Mapping the Design into Layout**



Manual full-custom design can be very challenging and time consuming, especially if the low level regularity is not well defined !

## **VLSI Design Styles**













## **VLSI Design Styles**



## **Mask Gate Array**



## **Mask Gate Array**



## **VLSI Design Styles**



### **Field Programmable Gate Array**



### **Field Programmable Gate Array**



**Internal structure of a CLB**

### **Field Programmable Gate Array**





#### 1.2 Objective and Organization of the Book



Figure 1.4. The ordering of topics covered in a typical digital integrated circuits course.



Classification of CMOS digital circuit types. Figure 1.5.

**CVSL: Cascade Voltage Switch Logic NORA: NO RAce circuits TSPC: True-Single Phase Clock** 

#### 1.3 A Circuit Design Example



Figure 1.6 The flow of circuit design procedures.

#### One-bit Full-Adder Circuit Design:

#### Using O.Bum twin-well CMOS technology with specification:

- 1) Propagation delay times of sum and carry-out signals <1.2ns (worst)
- 2) Transition delay times of sum- and carry-out signals < 1.2ns (worst)
- 3) Circuit area < 1500 *µ* m<sup>2</sup>
- 4) Dynamic power dissipation ( $@V_{00} = 5V$  and  $f_{\text{max}} = 20$ MHz) < 1mW





Figure 1.7 Gate-level schematic of the one-bit full-adder circuit.



Figure 1.8 Transistor-level schematic of the one-bit full-adder circuit.



Figure 1.9 Alternate transistor-level schematic of the one-bit full-adder circuit (note that the nMOS and pMOS networks are completely symmetric).





Winimum Size Full Adder, Extracted



Figure 1.11 Simulated input and output waveforms of the full-adder circuit.



Figure 1.12 Simulated output waveforms of the full adder circuit with minimum transistor dimensions, showing the signal propagation delay during one of the worst-case transitions.



Figure 1.13 Modified layout of the full-adder circuit, with optimized transistor dimensions.



Figure 1.14 Simulated output waveforms of the full-adder circuit with optimized transistor dimensions, showing the signal propagation delay during the same worst-case transition. Power dissipation =  $460 \mu W$ 

36



**Figure 1.15** Block diagram of a carry ripple adder chain consisting of full adders.



Figure 1.16 Mask layout of the 4-bit carry ripple adder array.





Figure 1.17 Simulated input and output waveforms of the 8-bit carry ripple adder circuit, showing a maximum signal propagation delay of about 7 ns.