


Digital IC Design and Architecture




Combinational Logic and Circuits

Static CMOS Circuit

At every point in time (except during the switching transients) each **gate output is connected to either V_{DD} or V_{SS}** via a low-resistive path.


The outputs of the gates **assume at all times the value of the Boolean function**, implemented by the circuit (ignoring, once again, the transient effects during switching periods).

This is in contrast to the **dynamic** circuit class, which relies on temporary storage of signal values on the capacitance of high impedance circuit nodes.




V_{out} is Boolean
function of inputs,
 $V_1, V_2, V_3, \dots, V_N$.

"1" $\Rightarrow V_{DD}$
"0" $\Rightarrow 0$



NMOS Transistors in Series/Parallel Connection

Transistors can be thought as a switch controlled by its gate signal
NMOS switch closes when switch control input is high





NMOS Transistors pass a “strong” 0 but a “weak” 1

PMOS Transistors

in Series/Parallel Connection



PMOS switch closes when switch control input is low





PMOS Transistors pass a “strong” 1 but a “weak” 0

Threshold Drops

PUN



PDN



Complementary CMOS Logic Style

- **PUP is the DUAL of PDN**
(can be shown using DeMorgan's Theorem's)

$$\overline{A + B} = \bar{A}\bar{B}$$

$$\overline{\bar{A}\bar{B}} = A + B$$

- **The complementary gate is inverting**




AND = NAND + INV

Example Gate: NAND

A	B	Out
0	0	1
0	1	1
1	0	1
1	1	0

Truth Table of a 2 input NAND gate



PDN: $G = A B \Rightarrow$ Conduction to GND


PUN: $F = \overline{A} + \overline{B} = \overline{AB} \Rightarrow$ Conduction to V_{DD}

$$\overline{G(In_1, In_2, In_3, \dots)} \equiv F(\overline{In_1}, \overline{In_2}, \overline{In_3}, \dots)$$


Example Gate: NOR

A	B	Out
0	0	1
0	1	0
1	0	0
1	1	0


Truth Table of a 2 input NOR gate



Complex CMOS Gate




Digital IC Design and Architecture



Combinational Logic: CMOS Implementation


CMOS ND2



$$V_{th}(ND2) \Rightarrow V_1 = V_2 = V_{out}$$

$$V_{th}(INV) = V_{in} = V_{out}$$

$$\frac{k_{pEQV}}{k_{nEQV}} = 4 \frac{k_p}{k_n}$$



$$V_{th}(NAND2) = \frac{V_{Tn} + 2\sqrt{\frac{k_p}{k_n}}(V_{DD} + V_{Tp})}{1 + 2\sqrt{\frac{k_p}{k_n}}}$$


$$V_{th}(INV) = \frac{V_{Tn} + \sqrt{\frac{k_{pEQV}}{k_{nEQV}}}(V_{DD} + V_{Tp})}{1 + \sqrt{\frac{k_{pEQV}}{k_{nEQV}}}}$$

Symmetrical EQUIV INV

$$k_{pEQV} = k_{nEQV} \text{ and } V_{Tn} = |V_{Tp}| \Rightarrow V_{th}(INV) = V_{DD}/2$$

$$V_{th}(ND2) = V_{DD}/2 \Rightarrow k_n = 4k_p$$

PARASITIC CAPS FOR CMOS ND2 (CONSERVATIVE) 25



$$\begin{aligned}
 C_{gdn1} &= C_{gdn2} = C_{gdn} \\
 C_{dbn1} &= C_{dbn2} = C_{dbn} \\
 C_{gdp1} &= C_{gdp2} = C_{gdp} \\
 C_{dbp1} &= C_{dbp2} = C_{dbp} \\
 C_{gsp1} &= C_{gsp2} = C_{gsp} \\
 C_{sbp1} &= C_{sbp2} = C_{sbp}
 \end{aligned}$$

WORST CASE for PULL-UP $\Rightarrow V_1 = V_{DD}, V_2 = V_{DD} \rightarrow 0$ & $V_x = \text{low} \rightarrow \text{high}$

$$C_{\text{load-ND2}} \approx 2C_{dbn} + C_{sbn} + 2C_{dbp} + C_{\text{int}} + C_{gb} = 3C_{dbn} + 2C_{dbp} + C_{\text{int}} + C_{gb}$$

WORST CASE for PULL-DOWN $\Rightarrow V_1 = V_{DD}, V_2 = 0 \rightarrow V_{DD}$ & $V_x = \text{high} \rightarrow \text{low}$

$$C_{\text{load-ND2}} \approx 2C_{dbn} + C_{sbn} + 2C_{dbp} + C_{\text{int}} + C_{gb} = 3C_{dbn} + 2C_{dbp} + C_{\text{int}} + C_{gb}$$

NDn: $C_{\text{load-ND2}} \approx (2n-1)C_{dbn} + nC_{dbp} + C_{\text{int}} + C_{gb}$

CMOS ND DESIGN STRATEGIES

26

ND2:

1. Symmetric Inverter $V_{th} = V_{DD}/2$:

$$V_{th}(ND2) = V_{DD}/2 \Rightarrow k_n = 4k_p$$

2. Propagation delay τ_{PHL} or τ_{PLH} :

$$\tau_{PHL-ND2} \approx \frac{C_{load-ND2}}{k_n/2} \left[\frac{2V_{T0n}}{V_{DD} - V_{T0n}} + \ln \left(\frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1 \right) \right]$$

$$\tau_{PLH-ND2} \approx \frac{C_{load-ND2}}{2k_p} \left[\frac{2|V_{T0p}|}{V_{DD} - |V_{T0p}|} + \ln \left(\frac{4(V_{DD} - |V_{T0p}|)}{V_{DD}} - 1 \right) \right]$$

NDn:

1. Symmetric Inverter $V_{th} = V_{DD}/2$:

$$V_{th}(NDn) = V_{DD}/2 \Rightarrow k_n = n^2k_p$$



2. Propagation delay τ_{PHL} or τ_{PLH} :

$$\tau_{PHL-NDn} \approx \frac{C_{load-NDn}}{k_n/n} \left[\frac{2V_{T0n}}{V_{DD} - V_{T0n}} + \ln \left(\frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1 \right) \right]$$

$$\tau_{PLH-NDn} \approx \frac{C_{load-NDn}}{nk_p} \left[\frac{2|V_{T0p}|}{V_{DD} - |V_{T0p}|} + \ln \left(\frac{4(V_{DD} - |V_{T0p}|)}{V_{DD}} - 1 \right) \right]$$


CMOS LOGIC GATES

2-INPUT NOR (NR2)



nMOS Net ON, pMOS Net OFF
or
nMOS Net OFF, pMOS Net ON

CMOS NR2




Symmetrical EQUIV INV

$$k_{pEQV} = k_{nEQV} \text{ or } k_{pEQV}/k_{nEQV} = 1 \text{ and } V_{Tn} = |V_{Tp}| \Rightarrow V_{th}(INV) = V_{DD}/2$$

$$V_{th}(NR2) = V_{DD}/2 \Rightarrow k_p = 4k_n$$

PARASITIC CAPS FOR CMOS NR2 (CONSERVATIVE)



WORST CASE for PULL-UP => $V_1 = 0, V_2 = V_{DD} \rightarrow 0$ & $V_x = \text{low} \rightarrow \text{high}$

$$C_{\text{load-NR2}} \approx 2C_{dbn} + 2C_{dbp} + C_{sbp} + C_{\text{int}} + C_{gb} = 2C_{dbn} + 3C_{dbp} + C_{\text{int}} + C_{gb}$$

WORST CASE for PULL-DOWN => $V_1 = 0, V_2 = 0 \rightarrow V_{DD}$ & $V_x = \text{high} \rightarrow \text{low}$

$$C_{\text{load-NR2}} \approx 2C_{dbn} + 2C_{dbp} + C_{sbp} + C_{\text{int}} + C_{gb} = 2C_{dbn} + 3C_{dbp} + C_{\text{int}} + C_{gb}$$

NRn: $C_{\text{load-NR2}} \approx nC_{dbn} + (2n-1)C_{dbp} + C_{\text{int}} + C_{gb}$

CMOS NR DESIGN STRATEGIES

23

NR2:

1. Symmetric Inverter $V_{th} = V_{DD}/2$:

$$V_{th}(\text{NR2}) = V_{DD}/2 \Rightarrow k_p = 4k_n$$

2. Propagation delay τ_{PHL} or τ_{PLH} :

$$\tau_{PHL-\text{NR2}} \approx \frac{C_{\text{load-NR2}}}{2k_n} \left[\frac{2V_{T0n}}{V_{DD} - V_{T0n}} + \ln \left(\frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1 \right) \right]$$
$$\tau_{PLH-\text{NR2}} \approx \frac{C_{\text{load-NR2}}}{k_p/2} \left[\frac{2|V_{T0p}|}{V_{DD} - |V_{T0p}|} + \ln \left(\frac{4(V_{DD} - |V_{T0p}|)}{V_{DD}} - 1 \right) \right]$$

NRn:



1. Symmetric Inverter $V_{th} = V_{DD}/2$:

$$V_{th}(\text{NRn}) = V_{DD}/2 \Rightarrow k_p = n^2k_n$$

2. Propagation delay τ_{PHL} or τ_{PLH} :

$$\tau_{PHL-\text{NRn}} \approx \frac{C_{\text{load-NRn}}}{nk_n} \left[\frac{2V_{T0n}}{V_{DD} - V_{T0n}} + \ln \left(\frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1 \right) \right]$$
$$\tau_{PLH-\text{NRn}} \approx \frac{C_{\text{load-NRn}}}{k_p/n} \left[\frac{2|V_{T0p}|}{V_{DD} - |V_{T0p}|} + \ln \left(\frac{4(V_{DD} - |V_{T0p}|)}{V_{DD}} - 1 \right) \right]$$

MACROMODELING




$$\tau_{PLH} = \tau_{int,LH} + [(C_{L2} - C_{L1})/C_{L2}] \times \tau_{ext,LH}$$

$$\tau_{PHL} = \tau_{int,HL} + [(C_{L2} - C_{L1})/C_{L2}] \times \tau_{ext,HL}$$

$$\tau_{PLH} = 0.26 + C_L \times 2.12 \text{ ns}$$

$$\tau_{PHL} = 0.42 + C_L \times 3.88 \text{ ns}$$







	Load Conditions		
Time	$C_L = 0$	$C_L = 0.5 \text{ pF}$	$C_L = 1.0 \text{ pF}$
τ_{PLH} (ns)	0.26	1.32	2.38
τ_{PHL} (ns)	0.42	2.36	4.30
$\tau_{ext,LH}$ (ns/pF)	0	2.12	2.12
$\tau_{ext,HL}$ (ns/pF)	0	3.88	3.88

TYPICAL CMOS NAND AND NOR DELAYS


Delays for a Family of **NAND & NOR** gates


1. $W_n = 6.4 \mu\text{m}$, $L_n = 1 \mu\text{m}$, and $W_p = 12.8 \mu\text{m}$, $L_p = 1 \mu\text{m}$.
2. $t_{\text{input-rise/fall}} = 0.1 \text{ ns}$ and $C_{\text{load}} = 0 \rightarrow 1 \text{ pF}$.



COLOR LEGEND


- n-Well
- p-Well
- n⁺
- Polysilicon
- p⁺
- Gate Oxide
- Field Oxide
- Metal 1
- Metal 2
- Metal 3
- Contact/via





COLOR LEGEND 30

- n-Well
- p-Well
- n⁺
- Polysilicon
- p⁺
- Gate Oxide
- Field Oxide
- Metal 1
- Metal 2
- Metal 3
- Contact/via





COMPLEX LOGIC GATES

31

$$Z = \overline{A(D + E) + BC}$$

- “OR” OPS PERFORMED BY PARALLEL CONNECTED DRIVERS.
- “AND” OPS PERFORMED BY SERIES CONNECTED DRIVERS.
- “INVERSION” IS PROVIDED BY NATURE OF MOS CIRCUIT OP.






ON Drivers	Out-GND Path
A-D	Class 1
A-E	Class 1
B-C	Class 1
A-D-E	Class 2
A-D-B-C	Class 3
A-E-B-C	Class 3
A-D-E-B-C	Class 4
$G1 < G2 < G3 < G4$	
$V_{OL1} > V_{OL2} > V_{OL3} > V_{OL4}$	

EQV INVERTER (for case $G4$ where $A = B = C = D = E = 1$)

$$\left(\frac{W}{L}\right)_{EQV} = \frac{1}{\frac{1}{\left(\frac{W}{L}\right)_B} + \frac{1}{\left(\frac{W}{L}\right)_C}} + \frac{1}{\frac{1}{\left(\frac{W}{L}\right)_A} + \frac{1}{\left(\frac{W}{L}\right)_D + \left(\frac{W}{L}\right)_E}}$$



$$\left(\frac{W}{L}\right)_{\text{EQV-ND2}} = \frac{1}{2} \left(\frac{W}{L}\right)$$

DESIGN STRATEGY:


1. Identify all WORST CASE Paths (e.g. Class 1).

2. Determine nMOS transistor sizes such that each Class 1 path has $(W/L)_{\text{EQV}}$

$$\left(\frac{W}{L}\right)_A = \left(\frac{W}{L}\right)_D = 2 \left(\frac{W}{L}\right)_{\text{EQV}}$$


$$\left(\frac{W}{L}\right)_A = \left(\frac{W}{L}\right)_E = 2 \left(\frac{W}{L}\right)_{\text{EQV}}$$

$$\left(\frac{W}{L}\right)_B = \left(\frac{W}{L}\right)_C = 2 \left(\frac{W}{L}\right)_{\text{EQV}}$$




OPTIMIZED LAYOUT OF COMPLEX FULL CMOS GATES



$$Z = \overline{A(D + E) + BC}$$




ARBITRARY STICK LAYOUT



OPTIMIZED LAYOUT OF COMPLEX FULL CMOS GATES







pMOS NET GRAPH



nMOS NET GRAPH


ARBITRARY ORDERING OF GATE COLUMNS



Euler path - connected sequence of edges




n, p diffusions for common **Euler paths** have layouts with no diffusion breaks.

MINIMIZE NUMBER OF DIFFUSION BREAKS




COMMON
EULER PATH:
E-D-A-B-C


Is A-D-E-C-B a
common Euler
path?



Arbitrary Stack




Optimized Stack



ALGORITHM FOR LINE OF GATES LAYOUT STYLE

1. Find all **Euler paths** that cover the graph.
2. Find common **n-** and **p- Euler paths**.
3. If no **Euler paths** are found in step 2, break the gate in the minimum number of places that to achieve step 2 with separate common **Euler paths**.

FULL CMOS XOR GATE





AOI & OAI GATES



40

AOI -> AND-OR-INVERT (for SUM - of - PRODUCTS Realization)


OAI -> OR-AND-INVERT (for PRODUCT - of - SUMS Realization)



OAI -> OR-AND-INVERT (for PRODUCT - of - SUMS Realization)




Pseudo-nMOS OAI Realization



CMOS Transmission Gates (TGs) & TG Logic

SYMBOLS





SWITCH CHARACTERISTICS

Input

Output

0 a — o —▶— o — b Strong 0

1 a — o —▶— o — b Strong 1



$$R_{eqn} = \frac{V_{DD} - V_{out}}{I_{DSn}}$$

$$R_{eqp} = \frac{V_{DD} - V_{out}}{I_{SDp}}$$

$$R_{eqTOT} = R_{eqn} \parallel R_{eqp}$$

REGION 1:
nMOS: SAT
pMOS: SAT

$$R_{\text{eqn}} = \frac{2(V_{\text{DD}} - V_{\text{out}})}{k_n (V_{\text{DD}} - V_{\text{out}} - V_{\text{Tn}})^2}$$

$$R_{\text{eqp}} = \frac{2(V_{\text{DD}} - V_{\text{out}})}{k_p (V_{\text{DD}} - |V_{\text{Tp}}|)^2}$$

REGION 2
nMOS: SAT
pMOS: LIN

$$R_{\text{eqn}} = \frac{2(V_{\text{DD}} - V_{\text{out}})}{k_n (V_{\text{DD}} - V_{\text{out}} - V_{\text{Tn}})^2}$$


$$R_{\text{eqp}} = \frac{2(V_{\text{DD}} - V_{\text{out}})}{k_p \left[2(V_{\text{DD}} - |V_{\text{Tp}}|)(V_{\text{DD}} - V_{\text{out}}) - (V_{\text{DD}} - V_{\text{out}})^2 \right]}$$



$$= \frac{2}{k_p \left[2(V_{\text{DD}} - |V_{\text{Tp}}|) - (V_{\text{DD}} - V_{\text{out}}) \right]}$$

REGION 3
nMOS: OFF
pMOS: LIN

$$R_{\text{eqn}} = \infty$$

$$R_{\text{eqp}} = \frac{2}{k_p \left[2(V_{\text{DD}} - |V_{\text{Tp}}|) - (V_{\text{DD}} - V_{\text{out}}) \right]}$$





TRANSMISSION GATE LAYOUTS



Simple and small,
but no metal lines
can pass
horizontally



poly used to achieve
horizontal metal1
transparency



metal2 used to
achieve
horizontal metal1
transparency

Routing Gate Signals to Transmission Gate



horizontal, via
metal1




vertical, via poly



vertical, via metal1 straps
metal2 used to achieve vertical
metal1 transparency




2-INPUT MULTIPLEXER




output = $As + B \cdot \bar{s}$

A	B	s	\bar{s}	output
x	0	0	1	0 (B)
x	1	0	1	1 (B)
0	x	1	0	0 (A)
1	x	1	0	1 (A)

XOR (COMPLEMENTARY PASS-TRANSISTOR LOGIC OR CPL)






SOME OF THE FUNCTIONS REALIZED BY THE BOOLEAN FUNCTION UNIT (CPL)

OPERATION (Z)	F_1	F_2	F_3	F_4
NOR(A,B)	0	0	0	1
XOR(A,B)	0	1	1	0
NAND(A,B)	0	1	1	1
AND(A,B)	1	0	0	0
OR(A,B)	1	1	1	0



Digital IC Design and Architecture



Combinational Logic with Resistive Load



MOS LOGIC CIRCUITS WITH RESISTOR LOADS 3

2-INPUT NOR GATE (NR2)




V_A	V_B	V_{out}
LOW	LOW	HIGH
LOW	HIGH	LOW
HIGH	LOW	LOW
HIGH	HIGH	LOWER

$$I_L = \begin{cases} 0 & \text{CUTOFF} \\ \sum_{m(\text{ON})} \frac{k'_{n,d}}{2} \left(\frac{W}{L}\right)_m \left[2(V_{GS,m} - V_{T0,n}) V_{out} - (V_{out})^2 \right] & \text{LIN} \\ \sum_{m(\text{ON})} \frac{k'_{n,d}}{2} \left(\frac{W}{L}\right)_m \left[(V_{GS,m} - V_{T0,n})^2 \right] & \text{SAT} \end{cases}$$



$V_{OH} = V_{DD}$: $V_A = V_B = 0 \Rightarrow I_{D1} = I_{D2} = 0 \Rightarrow I_L = 0$

V_{OL} :	V_A	V_B	V_{out}
	LOW	V_{DD}	LOW
	V_{DD}	LOW	LOW
	V_{DD}	V_{DD}	LOWER



TRANSIENT ANALYSIS OF 2-INPUT NOR


For all Input Conditions:


$$C_{\text{load-NR2}} = C_{\text{gd1}} + C_{\text{gd2}} + C_{\text{db1}} + C_{\text{db2}} + C_{\text{int}} + C_{\text{gb}}$$

$$= 2C_{\text{gd}} + 2C_{\text{db}} + C_{\text{int}} + C_{\text{gb}}$$

where $C_{\text{gd1}} = C_{\text{gd2}} = C_{\text{gd}}$ and $C_{\text{db1}} = C_{\text{db2}} = C_{\text{db}}$

Note: $C_{\text{load-NR2}} > C_{\text{load-INV}}$





Recall for the INV:

$$\tau_{\text{PHL-INV}} = \frac{C_{\text{load-INV}}}{k_n (V_{\text{DD}} - V_{\text{T0n}})} \left[\frac{2V_{\text{T0n}}}{V_{\text{OH}} - V_{\text{T0n}}} + \ln \left(\frac{4(V_{\text{OH}} - V_{\text{T0n}})}{V_{\text{OH}} + V_{\text{OL-INV}}} - 1 \right) \right]$$

For the NR2:

$C_{\text{load-INV}} \rightarrow C_{\text{load-NR2}}$ (input pattern independent)

$k_{\text{EQV}} \rightarrow mk_n$ where $m = 1$ or 2 .

$V_{\text{OL-INV}} \rightarrow V_{\text{OL-NR2}}$ (input pattern dependent)

$\tau_{\text{PHL-INV}} \rightarrow \tau_{\text{PHL-NR2}}$ (input pattern dependent)

NR2 DESIGN STRATEGY

1. Design V_{OL} for worst case: CASE 1 or CASE 2 - V_A or $V_B = V_{DD}$.

$$\text{Set } (W/L)_1 = (W/L)_2 = (W/L) = (W/L)_{\text{EQV-NR2}}$$

WHERE for EQV INV

$$k_{n\text{EQV-NR2}} R_L = \frac{2(V_{DD} - V_{T0n})}{2(V_{DD} - V_{T0n})V_{OL\text{-NR2}} + V_{OL\text{-NR2}}^2}$$

2. Design for delay for worst case: CASE 1 or CASE 2 i.e. one input switching L->H and other input set at V_{OL} .


$$\tau_{\text{PHL-INV}} = \frac{C_{\text{load-INV}}}{k_{n\text{INV}}(V_{DD} - V_{T0n})} \left[\frac{V_{T0n}}{(V_{OH} - V_{T0n})} + \ln \left(\frac{4(V_{OH} - V_{T0n})}{V_{OH} + V_{OL\text{-INV}}} - 1 \right) \right]$$

$$C_{\text{load-NR2}} = 2(C_{\text{gd}} + C_{\text{db}}) + C_{\text{int}} + C_{\text{gb}}$$


For the NR2:

$$\tau_{\text{PHL-INV}} \rightarrow \tau_{\text{PHL-NR2}} \rightarrow \begin{cases} C_{\text{load-INV}} \rightarrow C_{\text{load-NR2}} & \text{(Case 1 or Case 2)} \\ V_{\text{OL-INV}} \rightarrow V_{\text{OL-NR2}} & \text{(Case 1 or Case 2)} \\ k_{n\text{INV}} \rightarrow k_{n\text{EQV-NR2}} & \text{(Case 1 or Case 2)} \end{cases}$$

n INPUT NOR (NRn)




$$I_L = \begin{cases} \sum_{m(\text{ON})} \frac{k'_{n,d}}{2} \left(\frac{W}{L}\right)_m \left[2(V_{GS,m} - V_{T0,n}) V_{out} - (V_{out})^2 \right] & \text{LIN} \\ \sum_{m(\text{ON})} \frac{k'_{n,d}}{2} \left(\frac{W}{L}\right)_m \left[(V_{GS,m} - V_{T0,n})^2 \right] & \text{SAT} \end{cases}$$



ASSUMING ALL nMOS DRIVERS HAVE IDENTICAL, (W/L) & $V_{GSi} = V_{GS} = V_{DD}$ for all $i = 1, 2, \dots, m \leq n$; otherwise $V_{GS} = V_{OL}$

$$I_{DL} = \begin{cases} \frac{k'_{n,d}}{2} \left(\sum_{m(ON)} \left(\frac{W}{L} \right)_m \right) \left[2(V_{GS} - V_{T0,n}) V_{out} - (V_{out})^2 \right] & \text{LIN} \\ \frac{k'_{n,d}}{2} \left(\sum_{m(ON)} \left(\frac{W}{L} \right)_m \right) (V_{GS} - V_{T0,n})^2 & \text{SAT} \end{cases}$$



$$G_{EQV} = \sum_{i=1}^m G_i = mG \quad \text{where } m \leq n = \text{number of nMOS} \rightarrow \text{ON}$$

$$\left(\frac{W}{L} \right)_{EGV-NRn} = \sum_{m(ON)} \left(\frac{W}{L} \right)_m = m \left(\frac{W}{L} \right) \leftarrow \text{pattern dependent}$$

NRn DESIGN STRATEGY

$$\left(\frac{W}{L}\right)_{\text{EQV}} = \sum_{m(\text{ON})} \left(\frac{W}{L}\right)_m = m \left(\frac{W}{L}\right)$$

1. Design V_{OL} for worst case: $V_k = V_{\text{DD}}$, $V_i = V_{\text{OL}}$ for all $i \neq k$.
 Set $(W/L)_1 = (W/L)_2 = \dots = (W/L)_n = (W/L) = (W/L)_{\text{EQV-NRn}}$.

WHERE for EQV INV

$$k_{\text{nEQV-NRn}} R_L = \frac{2(V_{\text{DD}} - V_{\text{T0n}})}{2(V_{\text{DD}} - V_{\text{T0n}})V_{\text{OL-NRn}} + V_{\text{OL-NRn}}^2}$$

2. Design for delay for worst case: $V_k = V_{\text{DD}}$, $V_i = V_{\text{OL}}$ for all $i \neq k$
 i.e. one input switching L->H and all other inputs set at V_{OL} .



$$\tau_{\text{PHL-INV}} = \frac{C_{\text{load-INV}}}{k_{\text{nINV}}(V_{\text{DD}} - V_{\text{T0n}})} \left[\frac{V_{\text{T0n}}}{(V_{\text{OH}} - V_{\text{T0n}})} + \ln \left(\frac{4(V_{\text{OH}} - V_{\text{T0n}})}{V_{\text{OH}} + V_{\text{OL-INV}}} - 1 \right) \right]$$

$$C_{\text{load-INV}} \Rightarrow C_{\text{load-NRn}} = n(C_{\text{gd}} + C_{\text{db}}) + C_{\text{int}} + C_{\text{gb}}$$

For the NRn:

$$\tau_{\text{PHL-INV}} \rightarrow \tau_{\text{PHL-NORn}} \rightarrow \begin{cases} C_{\text{load-INV}} \rightarrow C_{\text{load-NRn}} \\ V_{\text{OL-INV}} \rightarrow V_{\text{OL-NRn}} \\ k_{\text{nINV}} \rightarrow k_{\text{nEQV-NRn}} \end{cases}$$

2-INPUT NAND GATE (ND2)



V_A	V_B	V_{out}
LOW	LOW	HIGH
LOW	HIGH	HIGH
HIGH	LOW	HIGH
HIGH	HIGH	LOW

3 cases

Let $\left(\frac{W}{L}\right)_1 = \left(\frac{W}{L}\right)_2 = \left(\frac{W}{L}\right)$



CALCULATION OF V_{OH}

WHEN $V_A = 0$ and/or $V_B = 0 \Rightarrow I_L = I_{D1} = I_{D2} = 0$

$V_{OH} = V_{DD}$

FOR ALL 3 INPUT CASES

$$\underline{V_{OL}}: V_A = V_{DD}, V_B = V_{DD}$$



$$G_{\text{EQV-ND2}} = \frac{1}{\frac{1}{G} + \frac{1}{G}} = \frac{1}{2}G \Rightarrow k_{\text{EQV-ND2}} = \frac{1}{2}k_n$$

$$\Rightarrow \left(\frac{W}{L}\right)_{\text{EQV-ND2}} = \frac{1}{2} \left(\frac{W}{L}\right) = \left(\frac{W}{L}\right)_1 = \left(\frac{W}{L}\right)_2$$

ND2 GATE WITH TWO nMOS (W/L):

$$k_{n\text{EQV-ND2}} R_L = \frac{2(V_{DD} - V_{T0n})}{2(V_{DD} - V_{T0n})V_{OL\text{-ND2}} + V_{OL\text{-ND2}}^2}$$


In Pull-Up C_{load} & τ_{PLH} are input pattern dependent

CASE1:

$$\begin{aligned} V_1 &= V_{OH} \\ V_2 &= V_{OH} \rightarrow V_{OL} \end{aligned}$$

CASE2:

$$\begin{aligned} V_1 &= V_{OH} \rightarrow V_{OL} \\ V_2 &= V_{OH} \end{aligned}$$



CASE1:

$$\begin{aligned} C_{load} &= C_{gd1} + C_{gs1} + C_{db1} + C_{sb1} + C_{db2} + C_{gd2} + C_{int} + C_{gb} \quad (\text{worst case}) \\ &\approx C_{db1} + C_{sb1} + C_{db2} + C_{int} + C_{gb} \quad (\text{worst case}) \\ &= 3C_{db} \end{aligned}$$

CASE2:

$$\begin{aligned} C_{load} &= C_{gd1} + C_{db1} + C_{int} + C_{gb} \\ &\approx C_{db1} + C_{int} + C_{gb} \end{aligned}$$

$$\tau_{PLH1} > \tau_{PLH2}$$


In Pull-Down C_{load} & τ_{PHL} are input pattern dependent

CASE1:

$$\begin{aligned} V_1 &= V_{OH} \\ V_2 &= V_{OL} \rightarrow V_{OH} \end{aligned}$$

CASE2:

$$\begin{aligned} V_1 &= V_{OL} \rightarrow V_{OH} \\ V_2 &= V_{OH} \end{aligned}$$



CASE1:


$$\begin{aligned} C_{load} &= C_{gd1} + C_{gs1} + C_{db1} + C_{sb1} + C_{db2} + C_{gd2} + C_{int} + C_{gb} \quad (\text{worst case}) \\ &\approx C_{db1} + C_{sb1} + C_{db2} + C_{int} + C_{gb} \quad (\text{worst case}) \\ &= 3C_{db} \end{aligned}$$

CASE2:

$$\begin{aligned} C_{load} &= C_{gd1} + C_{db1} + C_{int} + C_{gb} \\ &\approx C_{db1} + C_{int} + C_{gb} \end{aligned}$$

$$\tau_{PHL1} > \tau_{PHL2}$$

ND2 DESIGN STRATEGY



$$G_{\text{EQV-ND2}} = \frac{1}{\frac{1}{G} + \frac{1}{G}} = \frac{1}{2}G \Rightarrow k_{\text{EQV-ND2}} = \frac{1}{2}k_n$$

$$\Rightarrow \left(\frac{W}{L}\right)_{\text{EQV-ND2}} = \frac{1}{2}\left(\frac{W}{L}\right)$$

FOR DESIGN:

1. Determine R_L and $(W/L)_{\text{EQV-ND2}}$
2. Set $(W/L)_1 = (W/L)_2 = (W/L) = 2(W/L)_{\text{EQV-ND2}}$

INV:

$$k_n R_L = \frac{2(V_{\text{DD}} - V_{\text{T0n}})}{2(V_{\text{DD}} - V_{\text{T0n}})V_{\text{OL}} + V_{\text{OL}}^2}$$

where $k_n = k'_n \left(\frac{W}{L}\right)$

ND2 GATE WITH TWO nMOS (W/L):


$$k_{\text{nEQV-ND2}} R_L = \frac{2(V_{\text{DD}} - V_{\text{T0n}})}{2(V_{\text{DD}} - V_{\text{T0n}})V_{\text{OL-ND2}} + V_{\text{OL-ND2}}^2} \quad \text{where } k_n = 2k_{\text{EQV-ND2}}$$

$$\tau_{\text{PHL-ND2}} = \frac{C_{\text{load-ND2}}}{k_{\text{nEQV-ND2}}(V_{\text{DD}} - V_{\text{T0n}})} \left[\frac{2V_{\text{T0n}}}{V_{\text{OH}} - V_{\text{T0n}}} + \ln \left(\frac{4(V_{\text{OH}} - V_{\text{T0n}})}{V_{\text{OH}} + V_{\text{OL-ND2}}} - 1 \right) \right]$$

$$C_{\text{load-ND2}} = 2C_{\text{gd}} + 2C_{\text{db}} + C_{\text{gs}} + C_{\text{sb}} + C_{\text{int}} + C_{\text{gb}} \quad (\text{worst case})$$

n INPUT NAND GATE (NDn)

NOTE: $V_{SB1}, \dots, V_{SBN-1} \neq 0$




If $V_1 = V_2 = \dots = V_N = V_{in}$ &
 $V_{T01} \approx V_{T02} \approx \dots \approx V_{T0N} \approx V_{T0n}$

$$G_{EQV} = \frac{1}{\sum_{i=1}^n \frac{1}{G_i}} = \frac{1}{n} G$$

for all $i=1, n$ (ON)

$$\begin{aligned} \left(\frac{W}{L}\right)_{EQV-NDn} &= \frac{1}{n} \left(\frac{W}{L}\right) \\ &= (W/L)_1 \\ &\vdots \\ &= (W/L)_n \end{aligned}$$



Worst-case H-L: $V_1 = V_2 \dots = V_{n-1} = V_{OH}$ and $V_n = V_{OL} \rightarrow V_{OH} \Rightarrow V_{out} = V_{OH} \rightarrow V_{OL}$
 and $V_{x1} = \text{high} \rightarrow \text{low}; V_{x2} = \text{high} \rightarrow \text{low}; \dots; V_{xn-1} = \text{high} \rightarrow \text{low}$

Worst-case L-H: $V_1 = V_2 \dots = V_{n-1} = V_{OH}$ and $V_n = V_{OH} \rightarrow V_{OL} \Rightarrow V_{out} = V_{OL} \rightarrow V_{OH}$
 and $V_{x1} = \text{low} \rightarrow \text{high}; V_{x2} = \text{low} \rightarrow \text{high}; \dots; V_{xn-1} = \text{low} \rightarrow \text{high}$

$$C_{\text{load-NDn}} \approx \boxed{C_{db1} + C_{db2} + \dots + C_{dbn} + C_{sb1} + C_{sb2} + \dots + C_{sbn-1}} + C_{\text{int}} + C_{\text{gb}} \quad (\text{worst case})$$

$$= (2n - 1)C_{db}$$

NDn DESIGN STRATEGY


$$\left(\frac{W}{L}\right)_{\text{EQV-NDn}} \approx \frac{1}{n} \left(\frac{W}{L}\right)$$

-> Find (W/L) ratio for EQV-NDn INVERTER to satisfy V_{OL} SPEC, i.e. for R_L find $(W/L)_{\text{EQV-NDn}}$

-> Set all $(W/L) = n(W/L)_{\text{EQV-NDn}}$

WHERE for EQV INV

$$k_{n\text{EQV-NDn}} R_L \approx \frac{2(V_{DD} - V_{T0n})}{2(V_{DD} - V_{T0n})V_{OL-NDn} + V_{OL-NDn}^2}$$



2. Design for delay for worst case $C_{\text{load-NDn}}$

$$\tau_{\text{PHL-NDn}} \approx \frac{C_{\text{load-NDn}}}{k_{n\text{EQV-NDn}}(V_{DD} - V_{T0n})} \left[\frac{2V_{T0n}}{V_{OH} - V_{T0n}} + \ln \left(\frac{4(V_{OH} - V_{T0n})}{V_{OH} + V_{OL-NDn}} - 1 \right) \right]$$

$$C_{\text{load-NDn}} \approx \boxed{C_{\text{db1}} + C_{\text{db2}} + \dots + C_{\text{dbn}} + C_{\text{sb1}} + C_{\text{sb2}} + \dots + C_{\text{sbn-1}}} + C_{\text{int}} + C_{\text{gb}} \text{ (worst case)}$$

$$= (2n - 1)C_{\text{db}}$$

