



# Digital IC Design and Architecture



MOS Inverter  
Dynamic Behavior




$$C_{\text{load}} = C_{\text{dbn}}^{\#} + C_{\text{dbp}}^{\#} + C_{\text{gdn}}^{\#} + C_{\text{gdp}}^{\#} + C_{\text{int}}^{\#} + C_{\text{gb}}^{\#} \approx C_{\text{dbn}} + C_{\text{dbp}} + C_{\text{int}} + C_{\text{gb}}$$


$C_{\text{gd}'}, C_{\text{gs}'}, C_{\text{gb}'}$  -> Oxide Caps  
 $C_{\text{db}'}, C_{\text{sb}'}$  -> Junction Caps  
 $C_{\text{int}}$  -> Interconnect Cap

Usually

$$C_{\text{db}} \gg C_{\text{gd}} \text{ & } C_{\text{sb}} \gg C_{\text{gs}}$$




where  $C_{\text{gb}} = C_{\text{gbn}} + C_{\text{gbp}}$




$$C_{load} = C_{gdn} + C_{gdp} + C_{dbn} + C_{dbp} + C_{int} + C_{gb}$$

# PROPAGATION DELAY DEFINITIONS



ASSUME: Initially the input is ideal.




Avg Prop Delay  

$$\tau_p = \frac{\tau_{PHL} + \tau_{PLH}}{2}$$

$$V_{50\%} = V_{OL} + 0.5 [V_{OH} - V_{OL}] = 0.5 [V_{OL} + V_{OH}]$$

# PROPAGATION DELAY DEFINITIONS




Avg Prop Delay

$$\tau_p = \frac{\tau_{PHL} + \tau_{PLH}}{2}$$

ASSUME: Initially the input is ideal.

$$V_{50\%} = V_{OL} + 0.5 [V_{OH} - V_{OL}] = 0.5 [V_{OL} + V_{OH}]$$

# OUTPUT VOLTAGE RISE & FALL TIMES



$$V_{10\%} = V_{OL} + 0.1 [V_{OH} - V_{OL}]$$

$$V_{90\%} = V_{OL} + 0.9 [V_{OH} - V_{OL}]$$

$$I = C \frac{\Delta V}{\Delta t}$$

## CALCULATION OF DELAY TIMES

### QUICK ESTIMATES:

$$\tau_{PHL} = \frac{C_{load} \Delta V_{HL}}{I_{avg,HL}} = \frac{C_{load} (V_{OH} - V_{50\%})}{I_{avg,HL}}$$

$$\tau_{PLH} = \frac{C_{load} \Delta V_{LH}}{I_{avg,LH}} = \frac{C_{load} (V_{50\%} - V_{OL})}{I_{avg,LH}}$$


$I_{avg,HL}$  -> approximate average  $C_{load}$  current during high-to-low  $V_{out}$  transition


$$I_{avg,HL} = \frac{1}{2} [i_C(V_{in} = V_{OH}, V_{out} = V_{OH}) + i_C(V_{in} = V_{OH}, V_{out} = V_{50\%})]$$

$I_{avg,LH}$  -> approximate average  $C_{load}$  current during low-to-high  $V_{out}$  transition

$$I_{avg,LH} = \frac{1}{2} [i_C(V_{in} = V_{OL}, V_{out} = V_{OL}) + i_C(V_{in} = V_{OL}, V_{out} = V_{50\%})]$$

$$i_C = i_{Dp} - i_{Dn}$$





## QUICK ESTIMATES:

$$\tau_{\text{fall}} = \frac{C_{\text{load}} \Delta V_{90\text{-to-}10\%}}{I_{\text{avg,90-to-10\%}}} = \frac{C_{\text{load}} (V_{90\%} - V_{10\%})}{I_{\text{avg,90-to-10\%}}}$$

$$\tau_{\text{rise}} = \frac{C_{\text{load}} \Delta V_{10\text{-to-}90\%}}{I_{\text{avg,10-to-90\%}}} = \frac{C_{\text{load}} (V_{90\%} - V_{10\%})}{I_{\text{avg,10-to-90\%}}}$$

$I_{\text{avg,90-to-10\%}}$  -> approximate average  $C_{\text{load}}$  current during 90%-to-10%  $V_{\text{out}}$  transition


$$I_{\text{avg,90-to-10\%}} = \frac{1}{2} [i_C(V_{\text{in}} = V_{\text{OH}}, V_{\text{out}} = V_{90\%}) + i_C(V_{\text{in}} = V_{\text{OH}}, V_{\text{out}} = V_{10\%})]$$

$I_{\text{avg,10-to-90\%}}$  -> approximate average  $C_{\text{load}}$  current during 10%-to-90%  $V_{\text{out}}$  transition

$$I_{\text{avg,10-to-90\%}} = \frac{1}{2} [i_C(V_{\text{in}} = V_{\text{OL}}, V_{\text{out}} = V_{10\%}) + i_C(V_{\text{in}} = V_{\text{OL}}, V_{\text{out}} = V_{90\%})]$$

# Calculating Propagation Delays By Solving the Circuit Differential Equation

MORE ACCURATE CALCULATION OF  $\tau_{PHL}$ ,  $\tau_{PLH}$ :



$$i_C = i_{Dp} - i_{Dn}$$

$$i_C = C_{load} \frac{dV_{out}}{dt} = i_{Dp} - i_{Dn}$$


# 1) $V_{in}$ – ABRUPTLY RISES CASE -> TPHL

1)  $V_{in}$  - ABRUPTLY RISES CASE:

IC:  $V_{out} = V_{DD}$ ,  $V_{in} = 0 \rightarrow V_{DD}$


nMOS - ON SAT  $V_{out} \geq V_{DD} - V_{T0n}$

p-MOS OFF LIN  $0 \leq V_{out} < V_{DD} - V_{T0n}$




NOTE THAT:

$|i_{Dp}| \ll |i_{Dn}|$  for all inverter types



nMOS SAT  
 nMOS LIN

# CMOS Inverter Revisited





$$V_{SBp} = 0$$

$$V_{SBn} = 0$$

$$V_{in} = V_{GSn} = V_{GSp} + V_{DD}$$

$$V_{out} = V_{DSn} = V_{DSP} + V_{DD}$$





Since  $i_{Dn}$  is INDEP of  $V_{out}$

$$\int_{t=t_0}^{t=t_1'} dt = - \frac{C_{load}}{\frac{k_n}{2}(V_{OH} - V_{T0n})^2} \quad V_{out} = V_{OH} - V_{T0n}$$

$$V_{out} = V_{OH} \quad dV_{out}$$

$$t_1' - t_0 = \frac{2C_{load}V_{T0n}}{k_n(V_{OH} - V_{T0n})^2}$$

$\underline{t_0 < t < t_1'}:$

$$i_{Dn} = \frac{k_n}{2}(V_{in} - V_{T0n})^2 = -i_C$$


$$\frac{k_n}{2}(V_{OH} - V_{T0n})^2 = -C_{load} \frac{dV_{out}}{dt}$$

for  $V_{OH} - V_{T0n} < V_{out} \leq V_{OH}$

$$i_{Dn} = -C_{load} \frac{dV_{out}}{dt} \Rightarrow dt = -\frac{C_{load}}{i_{Dn}} dV_{out}$$

$$\int_{t=t_0}^{t=t_1'} dt = -C_{load} \quad V_{out} = V_{OH} - V_{T0n} \left( \frac{1}{i_{Dn}} \right) dV_{out}$$

$$V_{out} = V_{OH} \quad V_{out} = V_{OH}$$



$t'_1 < t < t_{50\%}$ :

$$i_{Dn} = \frac{k_n}{2} [2(V_{in} - V_{T0n})V_{out} - V_{out}^2]$$

$$\tau_{PHL} = t_{50\%} - t_0 = \frac{k_n}{2} [2(V_{OH} - V_{T0n})V_{out} - V_{out}^2] = -C_{load} \frac{dV_{out}}{dt}$$

for  $V_{out} \leq V_{OH} - V_{T0n}$

$$\int_{t=t'_1}^{t=t_{50\%}} dt = -C_{load} \quad \begin{aligned} V_{out} &= V_{50\%} \\ V_{out} &= V_{OH} - V_{T0n} \end{aligned} \quad \left( \frac{1}{i_{Dn}} \right) dV_{out}$$

$$\int_{t=t'_1}^{t=t_{50\%}} dt = -\frac{2C_{load}}{k_n} \quad \boxed{\begin{aligned} V_{out} &= V_{50\%} \\ V_{out} &= V_{OH} - V_{T0n} \end{aligned} \left( \frac{1}{2(V_{OH} - V_{T0n})V_{out} - V_{out}^2} \right) dV_{out}}$$

$$t_{50\%} - t'_1 = -\frac{2C_{load}}{k_n} \frac{1}{2(V_{OH} - V_{T0n})} \ln \left( \frac{V_{out}}{2(V_{OH} - V_{T0n}) - V_{out}} \right) \Big|_{\substack{V_{out} = V_{50\%} \\ V_{out} = V_{OH} - V_{T0n}}}$$

$$t_{50\%} - t_1 = -\frac{2C_{load}}{k_n} \frac{1}{2(V_{OH} - V_{T0n})} \ln \left( \frac{V_{out}}{2(V_{OH} - V_{T0n}) - V_{out}} \right) \Bigg| \begin{array}{l} V_{out} = V_{50\%} \\ V_{out} = V_{OH} - V_{T0n} \end{array}$$

$$= \frac{C_{load}}{k_n(V_{OH} - V_{T0n})} \ln \left( \frac{2(V_{OH} - V_{T0n}) - V_{50\%}}{V_{50\%}} \right)$$

→  $t_1' - t_0 = \frac{2C_{load}V_{T0n}}{k_n(V_{OH} - V_{T0n})^2}$

$$\tau_{PHL} = t_{50\%} - t_1' + t_1' - t_0$$

$$\tau_{PHL} = \frac{2C_{load}V_{T0n}}{k_n(V_{OH} - V_{T0n})^2} + \frac{C_{load}}{k_n(V_{OH} - V_{T0n})} \ln \left( \frac{2(V_{OH} - V_{T0n}) - V_{50\%}}{V_{50\%}} \right)$$

$$= \frac{C_{load}}{k_n(V_{OH} - V_{T0n})} \left[ \frac{2V_{T0n}}{V_{OH} - V_{T0n}} + \ln \left( \frac{2(V_{OH} - V_{T0n}) - V_{50\%}}{V_{50\%}} - 1 \right) \right]$$

$$\tau_{PHL} = \frac{C_{load}}{k_n(V_{OH} - V_{T0n})} \left[ \frac{2V_{T0n}}{V_{OH} - V_{T0n}} + \ln \left( \frac{2(V_{OH} - V_{T0n})}{V_{50\%}} - 1 \right) \right]$$


**SUBSTITUTING  $V_{50\%} = 0.5 [V_{OL} + V_{OH}]$**

$$\tau_{PHL} = \frac{C_{load}}{k_n(V_{OH} - V_{T0n})} \left[ \frac{2V_{T0n}}{V_{OH} - V_{T0n}} + \ln \left( \frac{4(V_{OH} - V_{T0n})}{V_{OH} + V_{OL}} - 1 \right) \right]$$

**WHERE for CMOS Inverters  $V_{OL} = 0, V_{OH} = V_{DD}$**

$$\tau_{PHL} = \frac{C_{load}}{k_n(V_{DD} - V_{T0n})} \left[ \frac{2V_{T0n}}{V_{DD} - V_{T0n}} + \ln \left( \frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1 \right) \right]$$

Fall Time:  $\tau_{\text{fall}}$



WHERE for CMOS Inverters

$$V_{10\%} = 0.1V_{\text{DD}}, V_{90\%} = 0.9V_{\text{DD}}$$

$$\tau_{\text{fall}} = \frac{C_{\text{load}}}{k_n(V_{\text{DD}} - V_{\text{T0n}})} \left[ \frac{2(V_{\text{T0n}} - 0.1V_{\text{DD}})}{V_{\text{DD}} - V_{\text{T0n}}} + \ln \left( \frac{2(V_{\text{DD}} - V_{\text{T0n}})}{0.1V_{\text{DD}}} - 1 \right) \right]$$

$$\tau_{\text{PHL}} = \frac{C_{\text{load}}}{k_n(V_{\text{DD}} - V_{\text{T0n}})} \left[ \frac{2V_{\text{T0n}}}{V_{\text{DD}} - V_{\text{T0n}}} + \ln \left( \frac{2(V_{\text{DD}} - V_{\text{T0n}})}{0.5V_{\text{DD}}} - 1 \right) \right]$$

## EXAMPLE 6.1

Consider a CMOS inverter with  $C_{\text{load}} = 1.0 \text{ pF}$ , where the IV characteristics of the nMOS transistor driver are specified as follows:

$$V_{GSn} = 5 \text{ V} \text{ and } V_{DSn} \geq 4 \text{ V} \Rightarrow i_{Dn} = i_{Dnsat} = 5 \text{ mA}$$

Assume  $V_{in}$  is a step pulse that switches instantaneously from 0 to 5 V. Calculate the delay time necessary for the inverter output to fall from its initial value of 5 V to 2.5 V.

---

$$V_{50\%} = 0.5 [V_{OL} + V_{OH}] = 0.5 [0 + 5 \text{ V}] = 2.5 \text{ V}$$

1. FROM IV DATA: Determine  $V_{T0n}$  and  $k_n$

$$\text{nMOS in SAT} \Rightarrow V_{DSn} = 5 \text{ V} - V_{T0n} = 4 \text{ V} \Rightarrow V_{T0n} = 1 \text{ V}$$

Using  $i_{Dnsat} = \frac{k_n}{2} (V_{GS} - V_{T0n})^2 = 5 \text{ mA}$

$$k_n = \frac{2i_{Dnsat}}{(V_{GS} - V_{T0n})^2} = \frac{2 \times 5 \text{ mA}}{(4 \text{ V})^2} = 0.625 \times 10^{-3} \text{ A/V}^2$$

2.  $t_0 < t < t_1'$ :

where  $i_{Dn} = I_{Dnsat} = 5\text{mA}$

$$\begin{aligned} t=t_1' \\ \int dt = -C_{load} \\ t=t_0 \end{aligned} \quad V_{out} = V_{OH} - V_{T0n} \left( \frac{1}{i_{Dn}} \right) dV_{out} \quad \begin{aligned} V_{OH} - V_{T0n} = 4 \text{ V} \\ V_{OH} = 5 \text{ V} \end{aligned}$$

$$t_1' - t_0 = -\frac{C_{load}}{i_{Dnsat}} \int_{V_{out}=5\text{V}}^{V_{out}=4\text{V}} dV_{out} = -\frac{1\text{pF}}{5\text{mA}} (-1\text{V}) = 0.2\text{nS}$$

UNITS

$$\frac{C_{Load}}{i_{Dnsat}} \Delta V = \frac{F}{A} V = \frac{C/V}{C/s} V = s$$

3.  $t_1' < t < t_1$ :

$$\begin{aligned} t_1 - t_1' &= \frac{C_{load}}{k_n(V_{OH} - V_{T0n})} \ln \left( \frac{2(V_{OH} - V_{T0n}) - V_{50\%}}{V_{50\%}} \right) \\ &= \frac{1\text{pF}}{(0.625 \times 10^3 \text{ A/V}^2)(5 - 1)\text{V}} \ln \left( \frac{2(5 - 1)\text{V} - 2.5\text{V}}{2.5\text{V}} \right) \end{aligned}$$

$$= \frac{1 \times 10^{-12} \text{ F}}{(0.625 \times 10^3 \text{ A/V}^2) 4 \text{V}} \ln \left( \frac{5.5}{2.5} \right) = 1.26 \text{ ns}$$

$$\tau_{PHL} = 0.2 \text{ ns} + 1.26 \text{ ns} = 1.46 \text{ ns}$$

## 2) $V_{in}$ - ABRUPTLY FALLS CASE:

IC:  $V_{out} = V_{OL}$ ,  $V_{in} = V_{OH} \rightarrow V_{OL} = 0$


nMOS - OFF

$$\text{SAT } V_{out} \leq V_{in} - V_{T0p} = 0$$


p-MOS ON

$$\text{LIN } V_{out} > -V_{T0p}$$

$$V_{GS} = V_{in} - V_{DD} \quad V_{DS} = V_{out} - V_{DD}$$



$$C_{load} \frac{dV_{out}}{dt} = i_{Dp}$$



$$\tau_{PLH} = \frac{C_{load}}{k_p(V_{OH} - V_{OL} - |V_{T0p}|)} \left[ \frac{2|V_{T0p}|}{V_{OH} - |V_{T0p}|} + \ln \left( \frac{2(V_{OH} - V_{OL} - |V_{T0p}|)}{V_{OH} - V_{50\%}}} - 1 \right) \right]$$

$V_{50\%} = 0.5 [V_{OL} + V_{OH}]$ , FOR CMOS INV:  $V_{OL} = 0$ ,  $V_{OH} = V_{DD}$

$$\tau_{PLH} = \frac{C_{load}}{k_p(V_{DD} - |V_{T0p}|)} \left[ \frac{2|V_{T0p}|}{V_{DD} - |V_{T0p}|} + \ln \left( \frac{4(V_{DD} - |V_{T0p}|)}{V_{DD}} - 1 \right) \right]$$

$$\tau_{rise} = \frac{C_{load}}{k_p(V_{DD} - |V_{T0p}|)} \left[ \frac{2(|V_{T0p}| - 0.1V_{DD})}{V_{DD} - |V_{T0p}|} + \ln \left( \frac{2(V_{DD} - |V_{T0p}|)}{0.1V_{DD}} - 1 \right) \right]$$

FOR CMOS INV:  $V_{OL} = 0$ ,  $V_{OH} = V_{DD}$

$$\tau_{PHL} = \frac{C_{load}}{k_n(V_{DD} - V_{T0n})} \left[ \frac{2V_{T0n}}{V_{DD} - V_{T0n}} + \ln \left( \frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1 \right) \right]$$

# CONDITIONS FOR Balanced CMOS Inverter Propagation Delays, i.e. $\tau_{PHL} = \tau_{PLH}$

$$\tau_{PLH} = \frac{C_{load}}{k_p(V_{DD} - |V_{T0p}|)} \left[ \frac{2|V_{T0p}|}{V_{DD} - |V_{T0p}|} + \ln \left( \frac{4(V_{DD} - |V_{T0p}|)}{V_{DD}} - 1 \right) \right]$$

$$\tau_{PHL} = \frac{C_{load}}{k_n(V_{DD} - V_{T0n})} \left[ \frac{2V_{T0n}}{V_{DD} - V_{T0n}} + \ln \left( \frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1 \right) \right]$$

where  $k_n = \mu_n C_{ox} \frac{W_n}{L_n}$  &  $k_p = \mu_p C_{ox} \frac{W_p}{L_p}$

FOR  $\tau_{PHL} = \tau_{PLH}$

$$V_{T0n} = |V_{T0p}| \quad \text{or} \quad \frac{\left(\frac{W}{L}\right)_n}{\left(\frac{W}{L}\right)_p} = \frac{\mu_p}{\mu_n}$$

$$k_n = k_p$$



# OBSERVATIONS

$$\tau_{PHL} = \frac{C_{load} L_n}{\mu_n C_{ox} (V_{DD} - V_{T0n})} \left( \frac{1}{W_n} \right) \left[ \frac{2V_{T0n}}{V_{DD} - V_{T0n}} + \ln \left( \frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1 \right) \right]$$


$$\tau_{PLH} = \frac{C_{load} L_p}{\mu_n C_{ox} (V_{DD} - |V_{Top}|)} \left( \frac{1}{W_p} \right) \left[ \frac{2|V_{Top}|}{V_{DD} - |V_{Top}|} + \ln \left( \frac{4(V_{DD} - |V_{Top}|)}{V_{DD}} - 1 \right) \right]$$

- Calculation of  $\tau_{PHL}$ , depends largely on NMOS driver, i.e. **nearly same for all INV types**.
- Calculation of  $\tau_{PLH}$ , depends largely on the **load device** and its operation, i.e. **different for all INV types**.
- Options to reduce  $\tau_{PHL}$ ,  $\tau_{PLH}$ :
  - Decrease  $C_{load}$
  - Increase  $V_{DD}$
  - Increase W/L ratio (which usually means increasing W)

# Account for Input Waveform Slope



**EMPERICAL DELAY  
CORRECTIONS FOR INPUT  $\tau_r, \tau_f$ :**



$$\tau_{PHL}(\text{actual}) = \sqrt{\tau_{PHL}^2(\text{step-input}) + \left(\frac{\tau_r}{2}\right)^2}$$

$$\tau_{PLH}(\text{actual}) = \sqrt{\tau_{PLH}^2(\text{step-input}) + \left(\frac{\tau_f}{2}\right)^2}$$

## CMOS INVERTER DELAY DESIGN FORMULAS

$$\tau_{PHL} = \frac{C_{load}}{k_n(V_{DD} - V_{T0n})} \left[ \frac{2V_{T0n}}{V_{DD} - V_{T0n}} + \ln \left( \frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1 \right) \right]$$

where  $k_n = \mu_n C_{ox} \frac{W_n}{L_n}$

$$\frac{W_n}{L_n} = \frac{C_{load}}{\tau_{PHL} \mu_n C_{ox} (V_{DD} - V_{T0n})} \left[ \frac{2V_{T0n}}{V_{DD} - V_{T0n}} + \ln \left( \frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1 \right) \right]$$

$$\tau_{PLH} = \frac{C_{load}}{k_p(V_{DD} - |V_{T0p}|)} \left[ \frac{2|V_{T0p}|}{V_{DD} - |V_{T0p}|} + \ln \left( \frac{4(V_{DD} - |V_{T0p}|)}{V_{DD}} - 1 \right) \right]$$

where  $k_p = \mu_p C_{ox} \frac{W_p}{L_p}$

$$\frac{W_p}{L_p} = \frac{C_{load}}{\tau_{PLH} \mu_p C_{ox} (V_{DD} - |V_{T0p}|)} \left[ \frac{2|V_{T0p}|}{V_{DD} - |V_{T0p}|} + \ln \left( \frac{4(V_{DD} - |V_{T0p}|)}{V_{DD}} - 1 \right) \right]$$

## EXAMPLE 6.3

Design a CMOS inverter by determining the  $W_n$  and  $W_p$  of the nMOS and PMOS transistors to meet the following specs:

->  $V_{th} = 2 \text{ V}$  for  $V_{DD} = 5 \text{ V}$

-> Delay time of 2 ns for a  $V_{out}$  transition from 4 V to 1 V,  
with  $C_{load} = 1.0 \text{ pF}$ .

The process and device parameters are specified as follows:

$$k_n' = \mu_n C_{ox} = 30 \mu\text{A}/\text{V}^2,$$

$$k_p' = \mu_p C_{ox} = 10 \mu\text{A}/\text{V}^2$$

$$L_n = L_p = 1.0 \mu\text{m}$$

$$V_{T0n} = 1.0 \text{ V}$$

$$V_{T0p} = -1.5 \text{ V}$$

$$W_{min} = 2 \mu\text{m} \text{ (limited by design rules)}$$

---

STEP #1: Satisfy the Delay Constraint:  $\tau_{PHL}$  from 4 V to 1 V

HL => PULL-DOWN =>  $\tau_{PHL}$  determined by nMOS driver

NOTE  $V_{in} = V_{OH}$  and  $1 \leq V_{out} \leq 4 \text{ V} \Rightarrow$  nMOS LIN

$$C_{load} \frac{dV_{out}}{dt} = -\frac{\mu_n C_{ox}}{2} \frac{W_n}{L_n} [2(V_{OH} - V_{T0n}) V_{out} - V_{out}^2]$$

$$\begin{aligned}\tau_{delay} &= 2.0 \times 10^{-9} \text{ s} = -2 C_{load} \frac{1}{\mu_n C_{ox} \frac{W_n}{L_n}} \int_{V_{out}=4}^{V_{out}=1} \frac{dV_{out}}{[2(V_{OH} - V_{T0n}) V_{out} - V_{out}^2]} \\ &= -2 C_{load} \frac{1}{\mu_n C_{ox} \frac{W_n}{L_n}} \frac{1}{2(V_{OH} - V_{T0n})} \ln \left| \frac{V_{out}}{2(V_{OH} - V_{T0n}) - V_{out}} \right| \Big|_{V_{out}=4}^{V_{out}=1} \\ &= \frac{-C_{load}}{\mu_n C_{ox} \frac{W_n}{L_n} (V_{DD} - V_{T0n})} \left\{ \ln \left[ \frac{1V}{2(5-1)V - 1V} \right] - \ln \left[ \frac{4V}{2(5-1)V - 4V} \right] \right\} \\ 2.0 \times 10^{-9} \text{ s} &= \frac{-1 \times 10^{-12} \text{ F}}{(30 \times 10^{-6} \text{ A/V}^2) \frac{W_n}{L_n} (5-1)V} \left\{ \ln \left[ \frac{1}{7} \right] - \ln \left[ \frac{4}{4} \right] \right\}\end{aligned}$$

$$\frac{W_n}{L_n} = \frac{1 \times 10^{-12} \text{ F}}{(2.0 \times 10^{-9} \text{ s})(30 \times 10^{-6} \text{ A/V}^2)(4)} \ln(7) = \frac{1}{(2.0)(0.03)(4)} \ln(7) = 8.108$$

$$\frac{W_n}{L_n} = 8.108, L_n = 1\mu m \Rightarrow W_n = 8.108 (1 \mu m) = 8.1 \mu m$$

From  $\tau_{delay}$  spec.

STEP #2: Satisfy the  $V_{th}$  constraint, where:

$$V_{th} = \frac{V_{T0n} + \sqrt{\frac{1}{k_R}}(V_{DD} + V_{T0p})}{\left(1 + \sqrt{\frac{1}{k_R}}\right)} = \frac{1.0V + \sqrt{\frac{1}{k_R}}(5 + (-1.5))V}{\left(1 + \sqrt{\frac{1}{k_R}}\right)}$$

$$= \frac{1.0V + \sqrt{\frac{1}{k_R}}(3.5)V}{\left(1 + \sqrt{\frac{1}{k_R}}\right)} = 2V \Rightarrow k_R = (1.5)^2 = \frac{9}{4}$$

$$k_R = \frac{\mu_n C_{ox} (W/L)_n}{\mu_p C_{ox} (W/L)_p} = \frac{30 W_n}{10 W_p} = 3 \frac{W_n}{W_p} = \frac{9}{4} \Rightarrow W_p = \frac{4}{9} (3) W_n$$

with  $L_p = 1 \mu m$

$$W_p = \frac{4}{9} (3) 8.1 \mu m = 10.8 \mu m$$

# LIMITS TO SCALING DEVICE DIMENSIONS TO REDUCE PROPAGATION DELAYS

30

$$\tau_{PHL} = \frac{C_{load}}{k_n(V_{DD} - V_{T0n})} \left[ \frac{2V_{T0n}}{V_{DD} - V_{T0n}} + \ln \left( \frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1 \right) \right]$$

$$\tau_{PLH} = \frac{C_{load}}{k_p(V_{DD} - |V_{T0p}|)} \left[ \frac{2|V_{T0p}|}{V_{DD} - |V_{T0p}|} + \ln \left( \frac{4(V_{DD} - |V_{T0p}|)}{V_{DD}} - 1 \right) \right]$$

$$k_n = \mu_n C_{ox} \frac{W_n}{L_n} \quad k_p = \mu_p C_{ox} \frac{W_p}{L_p}$$

If  $C_{load}$  = independent of  $L_n$ ,  $W_n$  and  $L_p$ ,  $W_p$

$$\tau_{PHL} = \frac{C_{load} L_n}{\mu_n C_{ox} (V_{DD} - V_{T0n})} \left( \frac{1}{W_n} \right) \left[ \frac{2V_{T0n}}{V_{DD} - V_{T0n}} + \ln \left( \frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1 \right) \right] = \frac{k_{PHL}}{W_n}$$

$$\tau_{PLH} = \frac{C_{load} L_p}{\mu_n C_{ox} (V_{DD} - |V_{T0p}|)} \left( \frac{1}{W_p} \right) \left[ \frac{2|V_{T0p}|}{V_{DD} - |V_{T0p}|} + \ln \left( \frac{4(V_{DD} - |V_{T0p}|)}{V_{DD}} - 1 \right) \right] = \frac{k_{PLH}}{W_p}$$

Also

$$\tau_{fall} = \frac{k_{fall}}{W_n}$$

$$\tau_{rise} = \frac{k_{rise}}{W_p}$$

$$C_{load} i \approx i C_{dbn} + C_{dbp} + C_{int} + C_{gb}$$

For  $C_{load} = \text{constant}$

$$\tau_{PHL} = \frac{k_{PHL}}{W_n}$$


$$\lim_{W_n \rightarrow \infty} \tau_{PHL} = \lim_{W_n \rightarrow \infty} \frac{k_{PHL}}{W_n} \rightarrow 0s$$

$$\tau_{PLH} = \frac{k_{PLH}}{W_p}$$


$$\lim_{W_p \rightarrow \infty} \tau_{PLH} = \lim_{W_p \rightarrow \infty} \frac{k_{PLH}}{W_p} \rightarrow 0s$$

Only when  $C_{load}$  is dominated by  $C_{int}$  is  $C_{load}$  a constant design parameter that is independent of the device dimensions.

In practice, to minimize area,  $L_n$ ,  $L_p$  are set to the minimum dimension , i.e.  $L_n = L_p = L_{min}$ .



$$C_{load} i \approx i C_{dbn}(Wn) + C_{dbp}(Wp) + C_{int} + C_{gb}$$



where

$$C_{\text{dbn}}(W_n) = W_n(Y + x_j)C_{j0n}K_{\text{eqn}} + (W_n + 2Y)C_{jswn}K_{\text{eqn}}$$

$$C_{\text{dbp}}(W_p) = W_p(Y + x_j)C_{j0p}K_{\text{eqp}} + (W_p + 2Y)C_{jswp}K_{\text{eqp}}$$

$$C_{\text{load}} = \alpha_n W_n + \alpha_p W_p + \alpha_0$$

$$\alpha_0 = 2Y(C_{jswn}K_{\text{eqn}} + C_{jswp}K_{\text{eqp}}) + C_{\text{int}} + C_{\text{gb}}$$

$$\alpha_n = K_{\text{eqn}} ((Y + x_j)C_{j0n} + C_{jswn})$$

$$\alpha_p = K_{\text{eqp}} ((Y + x_j)C_{j0p} + C_{jswp})$$

$$\tau_{PHL} = \frac{C_{load} L_n}{\mu_n C_{ox} (V_{DD} - V_{T0n})} \left( \frac{1}{W_n} \right) \left[ \frac{2V_{T0n}}{V_{DD} - V_{T0n}} + \ln \left( \frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1 \right) \right]$$

$$\tau_{PLH} = \frac{C_{load} L_p}{\mu_n C_{ox} (V_{DD} - |V_{T0p}|)} \left( \frac{1}{W_p} \right) \left[ \frac{2|V_{T0p}|}{V_{DD} - |V_{T0p}|} + \ln \left( \frac{4(V_{DD} - |V_{T0p}|)}{V_{DD}} - 1 \right) \right]$$

Let  $C_{load} = \alpha_0 + \alpha_n W_n + \alpha_p W_p$

$$\tau_{PHL} = \Gamma_n \left( \frac{\alpha_0 + (\alpha_n + R\alpha_p)W_n}{W_n} \right)$$

$$\tau_{PLH} = \Gamma_p \left( \frac{\alpha_0 + \left( \frac{\alpha_n}{R} + \alpha_p \right) W_p}{W_p} \right)$$

where  $R = \frac{W_p}{W_n}$  (set to static parameters,  $V_{th}$  in CMOS)

$$\Gamma_n = \left( \frac{L_n}{\mu_n C_{ox} (V_{DD} - V_{T0n})} \right) \left[ \frac{2V_{T0n}}{V_{DD} - V_{T0n}} + \ln \left( \frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1 \right) \right]$$

$$\Gamma_p = \left( \frac{L_p}{\mu_p C_{ox} (V_{DD} - |V_{T0p}|)} \right) \left[ \frac{2|V_{T0p}|}{V_{DD} - |V_{T0p}|} + \ln \left( \frac{4(V_{DD} - |V_{T0p}|)}{V_{DD}} - 1 \right) \right]$$

$$\tau_{PHL} = \Gamma_n \left( \frac{\alpha_0 + (\alpha_n + R\alpha_p)W_n}{W_n} \right) \quad \tau_{PLH} = \Gamma_p \left( \frac{\alpha_0 + \left( \frac{\alpha_n}{R} + \alpha_p \right)W_p}{W_p} \right)$$

Hence, increasing  $W_p$  and  $W_n$  will have diminishing influence on  $\tau_{PHL}$  and  $\tau_{PLH}$  as they become large, i.e.

$$\tau_{PHL}^{\text{Limit}} = \lim_{W_n \rightarrow \infty} \tau_{PHL} = \Gamma_n (\alpha_n + R\alpha_p) \quad \text{absolute minimum delays}$$

$$\tau_{PLH}^{\text{Limit}} = \lim_{W_p \rightarrow \infty} \tau_{PLH} = \Gamma_p \left( \frac{\alpha_n}{R} + \alpha_p \right)$$


NOTE:

- $\tau_{PHL}^{\text{Limit}}$ ,  $\tau_{PLH}^{\text{Limit}}$  are independent of  $\alpha_0 = f(C_{int}, C_{gb})$ .
- Achievement of ABSOLUTE MINIMUM DELAYS comes with maximum cost, i.e.


DIE AREA -> Maximized


POWER DISIPATION -> Maximized

# CMOS RING OSCILLATOR



$C_{load,1} = C_{load,2} = C_{load,3}$  and INV1 = INV2 = INV3





$$C_{\text{load},1} = C_{\text{load},2} = C_{\text{load},3} \quad \text{and} \quad \text{INV1} = \text{INV2} = \text{INV3}$$

$$T = \tau_{\text{PHL2}} + \tau_{\text{PLH3}} + \tau_{\text{PHL1}} + \tau_{\text{PLH2}} + \tau_{\text{PHL3}} + \tau_{\text{PLH1}} = 6\tau_p$$


where  $2\tau_p = \tau_{\text{PHL}i} + \tau_{\text{PLH}i}$  for  $i = 1, 2, 3$

$$f = \frac{1}{T} = \frac{1}{3 \times 2\tau_p} = \frac{1}{6\tau_p} \quad \text{Oscillation FREQ for 3 INVERTERS}$$

For n INVERTERS:  
where  $n = \text{odd}$

$$f = \frac{1}{T} = \frac{1}{2n\tau_p} \quad \text{or} \quad \tau_p = \frac{1}{2nf}$$

# Interconnection Capacitance




PARASITIC RESISTANCE:


$$R_{\text{metal}} = \rho \frac{L}{Wt} = R_{\text{sheet}} \frac{L}{W}$$

# Interconnection Delays in Sub-micron process


Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.



Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.



fringing fields




$$FF = C_{\text{total}} / C_{\text{PP}} \rightarrow \text{FRINGING-FIELD FACTOR}$$

FF  $\rightarrow$  INC as  $t/h \rightarrow$  INC,  $W/h <- \text{DEC}$ , and  $W/L \rightarrow$  INC

(SEE PLOT FF in FIG. 6.18 of TEXT)


$$C_{\text{total}} = \epsilon \left[ \frac{W - \frac{t}{2}}{h} + \frac{2\pi}{\ln \left( 1 + \frac{2h}{t} + \sqrt{\frac{2h}{t} \left( \frac{2h}{t} + 2 \right)} \right)} \right] \text{ pF}/\mu\text{m L} \quad \text{for } W \geq t/2$$

$$C_{\text{total}} = \epsilon \left[ \frac{W}{h} + \frac{\pi \left( 1 - 0.0543 \frac{t}{2h} \right)}{\ln \left( 1 + \frac{2h}{t} + \sqrt{\frac{2h}{t} \left( \frac{2h}{t} + 2 \right)} \right)} + 1.47 \right] \text{ pF}/\mu\text{m L} \quad \text{for } W < t/2$$



## Double-metal double-poly n-well CMOS process

$C_{mm}$	$C_{\text{metal-to-metal}}$	=	$2.5 \text{ nF/cm}^2$
$C_{oxm}$	$C_{\text{metal-to-substrate}}$	=	$5.2 \text{ nF/cm}^2$
$C_{oxp}$	$C_{\text{poly-to-substrate}}$	=	$6.5 \text{ nF/cm}^2$
$C_{mp}$	$C_{\text{metal-to-poly}}$	=	$12.0 \text{ nF/cm}^2$



Layer	Cap	Ox Thickness	Typ Value	
A Poly-substrate	$C_p$	3000 Å	50 aF/ $\mu\text{m}^2$	1 $\mu\text{m}$ CMOS Capacitances
B Metal2-sub	$C_{m2}$	9000 Å	20 aF/ $\mu\text{m}^2$	$t_{\text{ox}} = 200\text{\AA}$
C Poly-metal2	$C_{m2p}$	6000 Å	30 aF/ $\mu\text{m}^2$	$C_g = 1800 \text{ aF}/\mu\text{m}^2$
D Metal1-sub	$C_{m1}$	6000 Å	30 aF/ $\mu\text{m}^2$	$a\text{F} = 10^{-18} \text{ F}$
E Metal1-poly	$C_{mlp}$	3000 Å	60 aF/ $\mu\text{m}^2$	
F Metal1-metal2	$C_{m2m1}$	6000 Å	50 aF/ $\mu\text{m}^2$	
G Metal2-diffusion	$C_{mld}$	3000 Å	60 aF/ $\mu\text{m}^2$	
	Passivation	6000 Å	30 aF/ $\mu\text{m}^2$	

# AMI 0.5 micron process

TRANSISTOR PARAMETERS	W/L	N-CHANNEL	P-CHANNEL	UNITS
MINIMUM Vth	3.0/0.6		0.79	-0.92    volts
SHORT Idss	20.0/0.6	463	-248	uA/um
Vth		0.67	-0.91	volts
Vpt		10.0	-10.0	volts
WIDE Ids0	20.0/0.6	< 2.5	< 2.5	pA/um
LARGE Vth	50/50	0.68	-0.95	volts
Vjbkd		10.8	-11.7	volts
Ijlk		<50.0	<50.0	pA
Gamma		0.49	0.57	V^0.5
K' (Uo*Cox/2)		57.8	-19.1	uA/V^2
Low-field Mobility		475.38	157.09	cm^2/V*s

# AMI 0.5 micron process

CAPACITANCE PARAMETERS	N+	P+	POLY	POLY2	M1	M2	M3	N_W	UNITS
Area (substrate)	426	724	85		30	15	9	37	aF/um^2
Area (N+active)			2434		34	17	12		aF/um^2
Area (P+active)			2351						aF/um^2
Area (poly)				899	56	16	9		aF/um^2
Area (poly2)					46				aF/um^2
Area (metal1)						33	13		aF/um^2
Area (metal2)							32		aF/um^2
Fringe (substrate)	361	241			71	49	33		aF/um
Fringe (poly)					59	38	28		aF/um
Fringe (metal1)						46	34		aF/um
Fringe (metal2)							54		aF/um
Overlap (N+active)			292						aF/um
Overlap (P+active)			387						aF/um

# AMI 0.5 micron process

CIRCUIT PARAMETERS		UNITS	
Inverters	K		
Vinv	1.0	2.04	volts
Vinv	1.5	2.29	volts
Vol (100 uA)	2.0	0.12	volts
Voh (100 uA)	2.0	4.86	volts
Vinv	2.0	2.47	volts
Gain	2.0	-18.26	
Ring Oscillator Freq.			
DIV256 (31-stg,5.0V)		98.75	MHz
D256_WIDE (31-stg,5.0V)		153.47	MHz
Ring Oscillator Power			
DIV256 (31-stg,5.0V)		0.49	uW/MHz/gate
D256_WIDE (31-stg,5.0V)		1.00	uW/MHz/gate

# ROUTE-LENGTH DESIGN GUIDE

To ignore the RC delay of interconnect,  $\tau_w \ll \tau_{P_{gate}}$  (intrinsic)

$$\tau_w \approx 0.69 \frac{rcL_w^2}{2} \text{ emperical formula}$$

for simple lumped RC ckt

$L_w$  = length of route  
 $r = \Omega$  per unit lenght  
 $c = F$  per unit length (W at minimum dimension)

$$\tau_w \approx 0.69 \frac{rcL_w^2}{2} \ll \tau_{P_{gate}} = 0.01\tau_{P_{gate}} \Rightarrow L_{w_{lim}} = \frac{1}{10} \sqrt{\frac{2\tau_{P_{gate}}}{0.69rc}}$$

EXAMPLE: Consider a minimum width metall1 route to a node with an associated gate delay of 200 ps.

$$L_{w_{lim}} = \frac{1}{10} \sqrt{\frac{\tau_{P_{gate}}}{0.69rc}} = \frac{1}{10} \sqrt{\frac{2x(0.2x10^{-9}s)}{\left(\frac{0.05\Omega}{\lambda}\right)\left(\frac{30x10^{-18}F}{\lambda}\right)}}$$


$= 1633 \lambda$

$\lambda$  = design rule parameter

GUIDELINES FOR IGNORING  
RC DELAYS in a wire route

Layer	Max Length ( $L_{w_{lim}}$ )
metal3	1000 $\lambda$
metal2	800 $\lambda$
metal1	500 $\lambda$
silicide	60 $\lambda$
poly	20 $\lambda$
diffusion	6 $\lambda$

# DELAY TREND IN VLSI WITH DIMINISHING FEATURE SIZE



$$\tau_W \approx 0.69 \frac{rcL_W^2}{2} \ll \tau_{P\text{gate}} = 0.01\tau_{P\text{gate}} \Rightarrow L_{W\text{lim}} = \frac{1}{10} \sqrt{\frac{2\tau_{P\text{gate}}}{0.69rc}}$$

BECOMING MORE DIFFICULT TO ACHIEVE

## Examples of Propagation Delay

---

Product	CMOS technology generation	Clock frequency, $f$	Fan-out=4 inverter delay
Pentium II	0.25 $\mu\text{m}$	600 MHz	$\sim$ 100 ps
Pentium III	0.18 $\mu\text{m}$	1.8 GHz	$\sim$ 40 ps
Pentium IV	0.13 $\mu\text{m}$	3.2 GHz	$\sim$ 20 ps

Typical clock periods:

- high-performance  $\mu\text{P}$ :  $\sim$ 15 FO4 delays
- PlayStation 2: 60 FO4 delays



# POWER DISSIPATION

$P_s$  = Static power dissipation due to leakage current or other current drawn continuously from the power supply.

$P_d$  = dynamic power dissipation due to charging and discharging load capacitances ( $v_{in}$  assumed to be square-like)

$P_{sc}$  = short circuit power dissipation due to charging and discharging load capacitances during the finite rise and fall times of  $v_{in}$ .


## DYNAMIC POWER DISSIPATION



$$P_{avg} = \frac{1}{T} \int_0^{T/2} V_{out}(t)i_{Dn}(t)dt + \frac{1}{T} \int_{T/2}^T (V_{DD} - V_{out}(t))i_{Dp}(t)dt$$

where  $i_{Dn}(t) = -C_{load} \frac{dV_{out}}{dt}$        $i_{Dp}(t) = C_{load} \frac{dV_{out}}{dt}$

$$P_{avg} = \frac{1}{T} \int_0^{T/2} V_{out}(t) \left( -C_{load} \frac{dV_{out}}{dt} \right) dt + \frac{1}{T} \int_{T/2}^T (V_{DD} - V_{out}(t)) \left( C_{load} \frac{dV_{out}}{dt} \right) dt$$




$$\begin{aligned} P_{avg} &= \frac{1}{T} \int_{V_{DD}}^0 -C_{load} V_{out}(t) dV_{out} + \frac{1}{T} \int_0^{V_{DD}} C_{load} (V_{DD} - V_{out}(t)) dV_{out} \\ &= \frac{1}{T} \left[ -C_{load} \frac{V_{out}^2}{2} \Big|_{V_{out}=V_{DD}}^{V_{out}=0} + C_{load} \left( V_{DD} V_{out} - \frac{V_{out}^2}{2} \right) \Big|_{V_{out}=0}^{V_{out}=V_{DD}} \right] \end{aligned}$$

$$P_{avg} = \frac{1}{T} \left[ -C_{load} \frac{V_{out}^2}{2} \Big|_{V_{out}=0}^{V_{out}=V_{DD}} + C_{load} \left( V_{DD} V_{out} - \frac{V_{out}^2}{2} \right) \Big|_{V_{out}=0}^{V_{out}=V_{DD}} \right]$$



$$= \frac{1}{T} C_{load} V_{DD}^2$$

P<sub>avg</sub> = C<sub>load</sub> V<sub>DD</sub><sup>2</sup> f

APPLIES TO GENERAL CMOS LOGIC CIRCUITS




# Cascade of N Inverters or Super-Buffer to Drive Large $C_{load}$




**PROBLEM:** A minimum sized inverter drives a large load  $C_{LOAD}$ , leading to excessive delay, even with a large buffer (large W/L).

**SOLUTION:** Insert N inverter stages in cascade with increasing W/L between INV1 and load  $C_{LOAD}$ . The total delay through N stages will be less than the delay through a single stage driving  $C_{LOAD}$ .



# Cascade of N Inverters or Super-Buffer to Drive Large $C_{load}$ cont.



NOTE: ALL inverters have the same delay

$$t_d = \frac{\tau_0}{a^i} \frac{a^i (C_d + aC_g)}{C_d + C_g} = \tau_0 \frac{C_d + aC_g}{C_d + C_g} \quad \text{where } i = 1, \dots, N; \tau_0 \text{ is the gate delay for INV1 in a ring oscillator with load } C_d + C_g$$

$$t_{total} = (N+1) \cdot t_d = (N+1) \cdot \tau_0 \frac{C_d + aC_g}{C_d + C_g} \quad \text{Choose } N \text{ and } a \text{ to minimize } t_{total}$$

$$\text{where } a^{N+1} = C_{LOAD}/C_g \quad \& \quad N+1 = \frac{\ln(C_{LOAD}/C_g)}{\ln(a)}$$

## Cascade of N Inverters or Super-Buffer to Drive Large $C_{load}$ cont.

$$t_{total} = (N+1)\tau_0 \frac{C_d + aC_g}{C_d + C_g}$$

$$N+1 = \frac{\ln(C_{LOAD}/C_g)}{\ln(a)}$$

] =>  $t_{total} = \frac{\ln(C_{LOAD}/C_g)}{\ln(a)} \tau_0 \frac{C_d + aC_g}{C_d + C_g}$

$$W_{ni} = a^i W_{n0} \text{ and } W_{pi} = a^i W_{p0}$$

TO MINIMIZE  $t_{total}$ :

$$\frac{dt_{total}}{da} = \tau_0 \ln\left(\frac{C_{LOAD}}{C_g}\right) \left[ -\frac{1/a}{(\ln(a))^2} \left( \frac{C_d + aC_g}{C_d + C_g} \right) + \frac{1}{\ln(a)} \left( \frac{C_g}{C_d + C_g} \right) \right] = 0$$

$$a_{opt} \left[ \ln(a_{opt}) - 1 \right] = \frac{C_d}{C_g} = 0$$

$$a_{opt} \geq e = 2.718$$

For the SPECIAL CASE  $C_d = 0 \Rightarrow \ln(a_{opt}) = 1$  or  $a_{opt} = e^1 = 2.718$


Since  $C_d > C_g$ ,  $C_d = 0$  is only an academic special case.

# Cascade of N Inverters or Super-Buffer to Drive Large $C_{load}$ cont.

**EXAMPLE:** Design a Buffer using a scaled cascade of inverters to achieve minimum total delay  $t_{total}$  when  $C_{LOAD} = 100 C_g$ . Consider the case where  $C_d = 2C_g$ .

$$C_d = 2C_g \Rightarrow \text{plot } a_{opt} \text{ as function of } C_d/C_g : a_{opt} = 4.35 \Rightarrow \ln(a_{opt}) = 1.47$$

Plot using Excel, MathCad, MatLab.



$$\frac{C_d}{C_g} = a_{opt} \cdot (\ln a_{opt} - 1)$$

$$N+1 = \frac{\ln(C_{LOAD}/C_g)}{\ln(a_{opt})}$$

$$\Rightarrow N = \frac{\ln(C_{LOAD}/C_g)}{1.47} - 1 = 2.13 \rightarrow N = 3$$

$$e^{3.13+1.47} = 100 \leq \frac{C_{LOAD}}{C_g} \leq e^{4+1.47} = 365$$

i	$W_{ni}/W_{n0}$	$W_{pi}/W_{p0}$
1	$(a_{opt})^1 = 4.35$	$(a_{opt})^1 = 4.35$
2	$(a_{opt})^2 = 18.92$	$(a_{opt})^2 = 18.92$
3	$(a_{opt})^3 = 82.31$	$(a_{opt})^3 = 82.31$

3<sup>rd</sup> stage can be eliminated with little impact.