



Course Title and Code Number:  
Digital Integrated Circuits Design (CC401)  
Time Allowed: 1 Hours

اسم المقرر والرقم الكودي له: تصنيع و تصميم  
تصميم الدوائر المتكاملة الرقمية (CC401)  
الزمن: ساعة واحدة

**Answer all questions:** (20 marks)

**Question 1:** (10 marks)

Consider a CMOS inverter, with the following device parameters:

$$\text{NMOS} \quad V_{T0n} = 0.6 \text{ V} \quad \mu_n C_{ox} = 50 \mu\text{A}/\text{V}^2$$

$$\text{PMOS} \quad V_{T0p} = -0.6 \text{ V} \quad \mu_p C_{ox} = 20 \mu\text{A}/\text{V}^2$$

$$\text{and } V_{DD} = 3.3 \text{ V}$$

- Determine the (W/L) ratios of the nMOS and pMOS transistors for a symmetric inverter.
- Plot the VTC of the CMOS inverter and indicate the values of  $V_{OH}$ ,  $V_{OL}$ ,  $V_{th}$ ,  $V_{IL}$ , and  $V_{IH}$ .
- Plot the VTC of two cascaded inverters, and calculate the output voltage for an input voltage  $V_i$  of 1 V. What is this circuit called?

**Question 2:** (10 marks)

For the symmetric CMOS inverter described in Question 1:

- Calculate the propagation time  $\tau_{PHL}$  and  $\tau_{PLH}$  of the inverter for an output load capacitance of 1.5 pF.
- Determine the maximum frequency of a periodic square-wave input signal so that the output voltage can still exhibit a full logic swing from 0 V to 3.3 V in each cycle. Calculate the dynamic power dissipation at this frequency.
- How do the inverter switching threshold  $V_{th}$  and the delay times change if the power supply voltage is increased from 3.3 V to 5 V.
- Calculate the frequency of a ring oscillator designed using three instances of the above inverter and plot the output of each inverter as a function of time.

*Good Luck*

*Examiner: Dr. Mohammed Morsy*