



Course Title and Code Number:
Digital Integrated Circuits Design (CC401)
Time Allowed: 1 Hours

اسم المقرر والرقم الكودي له: تصنيع و تصميم
تصميم الدوائر المتكاملة الرقمية (CC401)
الزمن: ساعة واحدة

Answer all questions:

(20 marks)

Question 1:

(10 marks)

Consider a CMOS inverter, with the following device parameters:

$$\begin{aligned} \text{NMOS } V_{T0n} &= 0.6 \text{ V} & \mu_n C_{ox} &= 60 \mu\text{A/V}^2 \\ \text{PMOS } V_{T0p} &= -0.8 \text{ V} & \mu_p C_{ox} &= 20 \mu\text{A/V}^2 \\ \text{and } V_{DD} &= 3 \end{aligned}$$

- Determine the (W/L) ratios of the nMOS and pMOS transistors for a symmetric inverter.
- Plot the VTC of the CMOS inverter and indicate the values of V_{OH} , V_{OL} , V_{IL} , and V_{IH} .
- Calculate the inverter voltage output of two cascaded inverters for an input voltage V_i of 1V.

Question 2:

(10 marks)

For the symmetric CMOS inverter described in Question 1:

- Calculate the rise time and the fall time of the output signal using the average current method.
The output load capacitance is 1.5 pF.
- Determine the maximum frequency of a periodic square-wave input signal so that the output voltage can still exhibit a full logic swing from 0V to 3V in each cycle.
- Calculate the dynamic power dissipation at this frequency.

Good Luck

Examiner: Dr. Mohammed Morsy