

## Lecture_1

## Microprocessors Systems

## CSE 238

Prof. M. E I-Banna

## CSE 238 ILOs

## ILO \#

## Description

1 Understand the general working of computers.
2 Comprehend the internal structure of computers, CPU, memory and buses.
3 Comprehend the concept of pipelining and pre-fetch queue.
Know the 8088/8086 internal four types of registers, general purpose, index and pointers, segment, 4 as well as flag registers.

Differentiate between logical and physical memory in accordance to the memory structure of 8086/
$5 \quad 8088$ Intel's processors.

6 Define different memory segments in Intel's $8086 / 8088$ processors.
7 Know the different addressing modes of Intel's processors.

## CSE 238 ILOs

## ILO \#

## Description

9 Comprehend and use the instruction set of $8086 / 8088$ processors.

10 Hardware specifications and pin configuration of Intel's 8086/8088 microprocessors

11 Understand how memory and I/O ports can be interfaced with microprocessors.

12 Use a microprocessor kit to exercise the above gained skills by writing assembly codes to drive and test different operations.

## Microprocessors Systems CSE 238

Term: Spring 2024
Instructors: Dr. M. El-Banna, Room: 4th floor EE-Building Dr. Hania Farag, Room: $3^{\text {rd }}$ floor EE Building

Classes: G3 and G4 Dr. Banna MON 02:00-04:40 G4 K5 TUE 11:10-02:50 G3 K5

Office Hours: Monday 12:00-02:00
Tuesday 10:00-11:00
Thursday 10:00-12:00

## Microprocessors Systems CSE 238

Lab TAs: Eng. A. Shasly and TBD
Topics to be covered:

## Software

Chapter 1: General knowledge of computers
Chapter 2: Introduction to the Intel's 8086/8088 microprocessor
Chapter 3: Addressing Modes
Chapter 4: Data movement instructions
Chapter 5: Logical and arithmetic instructions.
Chapter 6: machine coding
Chapter 7: Program control instructions

## Hardware

Chapter 1: Hardware specifications of 8086/8088
Chabter 2: Memorv Interfacina

## Microprocessors Systems CSE 238

Text Book: The INTEL Microprocessors, Eighth Edition Barry B. Brey

Grading Policy:

| Midterm | $30 \%$ |
| :--- | :--- |
| LAB | $20 \%$ |
| Tutorials attendance/Quizzes | $10 \%(5 \%+5 \%)$ |
| Final | $40 \%$ |

## Microprocessors Systems CSE 238

Useful Codes and links:

Course code:9dlbhy3
Website : http:http://eng.staff.alexu.edu.eg/staff/mbanna/ public_html/

Youtube channel: "BannaElectronics"
https://www.youtube.com/channel/UCaKy_YOLJaPieD4ve59LZEQ/ playlists

## General Knowledge of Computers

What is a computer composed of ?

> 1. CPU
2. Memory
3. I/O devices

## The CPU connects with

1. Memory (RAM, ROM, and HD)
2. I/O devices (KB, Printers, and Monitor)

## Using 1. Address Bus <br> 2. Data bus <br> 3. Control Bus

What is The CPU composed of ?

## 1. Registers

2. Arithmetic Logic Unit
3. Program Counter
4. Instruction Decoder

What is a Microprocessor ?

All four CPU components integrated into a single chip called a microprocessor in 1971

## CISC Vs RISC

## CISC

1. Large number of instructions
2. Different lengths
3. Multiple cycles
4. Complex operations
5. Interfaced Memory

## RISC

Small number of instructions
Fixed lengths
Single cycle
Simple operations
Built-in Memory

## Chapter 1: Introduction

- There are two big microprocessors families:
- Intel (80xxx).
- Motorola (68xxx).
- The Intel Microprocessors are used in the PCs.
- In this course, we study the Intel $\mu$ Ps.


### 1.1. Evolution of the Intel's $\mu$ Ps.

| Product | 8080 | 8085 | 8086 | 8088 | 80286 | 80386 | 80486 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Year introduced | 1974 | 1976 | 1978 | 1979 | 1982 | 1985 | 1989 |
| Clock rate (MHz) | $2-3$ | $3-8$ | $5-10$ | $5-10$ | $6-16$ | $16-33$ | $25-50$ |
| No. Transistors | 4500 | 6500 | 29000 | 29000 | 130000 | 275000 | 1.2 million |
| Physical memory | 64 K | 64 K | 1 M | 1 M | 16 M | 4 G | 4 G |
| External data bus | 8 | 8 | 16 | 8 | 16 | 32 | 32 |
| Address bus | 16 | 16 | 20 | 20 | 24 | 32 | 32 |
| Data type (bits) | 8 | 8 | 8,16 | 8,16 | 8,16 | $8,16,32$ | $8,16,32$ |

### 1.1. Evolution of the Intel's $\mu \mathrm{Ps}$.

| Product | P pro | P II | P III | P 4 |
| :--- | :--- | :--- | :--- | :--- |
| Year introduced | 1995 | 1997 | 1978 | 2000 |
| Clock rate (MHz) | $150-166$ | $266-333$ | $1000,1 \mathrm{G}$ | 3.2 G |
| No. Transistors | 21 M | $?$ | $?$ | $?$ |
| Physical memory | $4-64 \mathrm{G}$ | 64 G | 64 G | 64 G |
| External data bus | 64 | 64 | 64 | 64 |
| Address bus | $32-36$ | 36 | 36 | 36 |
| Data type (bits) | $8,16,32,64$ | $8,16,32,64$ | $8,16,32,64$ | $8,16,32,64$ |

### 1.1. Evolution of the Intel's $\mu \mathrm{Ps}$.

Intel® Core ${ }^{\text {TM }}$ Processors HX-Series (14th gen): SKU Comparison

| Processor Number |  | Intel ${ }^{9}$ Core" i9 Processor 14900HX | Intel ${ }^{\circ}$ Core" i 7 Processor 14700HX | Intel ${ }^{\circ}$ Core ${ }^{-17}$ Processor 14650HX | Intel ${ }^{\circ}$ Core" is Processor 14500HX | Intel ${ }^{\circ}$ Core" is Processor 14450HX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Processor Cores (P-cores + E-cores) ${ }^{11}$ |  | $24(8+16)$ | $20(8+12)$ | 16 (8+8) | 14 (6+8) | 10 (6+4) |
| Processor Threads |  | 32 | 28 | 24 | 14 | 10 |
| Intel ${ }^{\text {² }}$ Smart Cache (LLC) |  | 36 MB | 33 MB | 30 MB | 24 MB | 20 MB |
| Max Turbo Frequency ${ }^{\text {10 }}$ | P-core | Up to $5.8 \mathrm{GHz}$ | $\begin{aligned} & \text { Up to } \\ & 5.5 \mathrm{GHZ} \end{aligned}$ | Up to $5.2 \mathrm{GHz}$ | Up to $4.9 \mathrm{GHz}$ | Up to $4.8 \mathrm{GHz}$ |
|  | E-core | $\begin{aligned} & \text { Up to } \\ & 4.1 \mathrm{GHz} \end{aligned}$ | Up to $3.9 \mathrm{GHz}$ | $\begin{aligned} & \text { Up to } \\ & 3.7 \mathrm{GHz} \end{aligned}$ | $\begin{aligned} & \text { Up to } \\ & 3.5 \mathrm{GHz} \end{aligned}$ | Up to $3.5 \mathrm{GHz}$ |
| Overclocking ${ }^{3}$ | CPU | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
|  | GFX | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
|  | Memory | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| Graphics Max Frequency |  | Up to <br> 1.65 GHz | Up to <br> 1.6 GHz | Up to $1.6 \mathrm{GHz}$ | Up to $1.55 \mathrm{GHz}$ | Up to 1.5 GHz |
| Processor Graphics |  | Intel ${ }^{8}$ UHD Graphics |  |  |  |  |
| Total PCIe Lanes |  | $1 \times 15$ Gen5 $+1 \times 4$ Gen4 (CPU) |  |  |  |  |
| Max Memory Speed ${ }^{\text {² }}$ |  | DDR5-5600, DDR4-3200 |  |  |  |  |

### 1.1. Evolution of the Intel's $\mu \mathrm{Ps}$.

## Inte ${ }^{\circledR}$ Core Desktop Processors Comparison

|  | Intel Core is Processors | Intel Core i7 Processors | Intel Core is Processors |  |
| :---: | :---: | :---: | :---: | :---: |
| Max Turbo Frequency [GHz] | Up to 6.0 | Up to 5.6 | Up to 5.3 | Up to 4.7 |
| Intel ${ }^{\circ}$ Turbo Boost Max Technology 3.0 Frequency [GHz] | Up to 5.8 | Up to 5.6 | N/^ | N/^ |
| Pertormance-core Max Turbo Frequency [GHz] | Up to 5.6 | Up to 5.5 | Up to 5.1 | Up to 4.7 |
| Efficient-core Max Turbo Frequency [GHz] | Up to 4.4 | Up to 4.3 | Up to 3.9 | N/A |
| Processor Cores (P-cores + F-cores) | $24(8 \mathrm{P}+16 \mathrm{~F})$ | $20(8 P+12 \mathrm{~F})$ | $14(6 \mathrm{P}+8 \mathrm{E})$ | $4(4 P+0 F)$ |
| Intel ${ }^{\circ}$ Hyper-Threading Technology | Yes |  |  |  |
| Total Processor Threads | 32 | 28 | 20 | 8 |
| Intel ${ }^{\circ}$ Thread Director | Yes |  |  | No |
| Intel ${ }^{\circ}$ Smart Cache (L3) Size [MB] | 36 MB | 33 MB | 24 MB | 12 MB |
| Total L2 Cache Size [MB] | 32 MB | 28 MB | 20 MB | 5 MB |
| Max Memory Spced [MT/s] | Up to DDR5-5600 |  |  | DDR5 4800 |
|  | UUR4-3200 |  |  | UNR4 3200 |

### 1.1. Evolution of the Intel's $\mu \mathrm{Ps}$.

- The execution time are given as:

| 8080 | $2 \mu \mathrm{~s}$ |
| :--- | :--- |
| 8085 | $1.3 \mu \mathrm{~s}$ |
| $8086 / 8088$ | 400 ns |

- The advantages of the 8086/8088:
- Hardware multiplication and division.
- Larger addressable memory space.
- Large number of internal registers which are accessible in 200 ns.


### 1.2. 8086/8088 Architecture

- The steps of fetching and executing the instruction:

1. An instruction is fetched from memory, then it is decoded within the $\mu \mathrm{P}$.
2. Operands are read from/written to either the data memory segment or internal registers.
3. The $\mu \mathrm{P}$ is now ready to execute the next instruction.

### 1.2. 8086/8088 Architecture

## - The normal operation of an 8085 is

CPU Fetch Read Execute Fetch Write Execute
Bus Busy Busy
Busy Busy

### 1.2. 8086/8088 Architecture

- The normal operation of an 8086/8088 depends on pipelining



### 2.1. Basic Internal Architecture

## EU BIU



### 1.2.1.1. Bus Interface Unit (BIU)

The main purposes of the BIU are:

1. To keep the prefetch queue filled with instructions.
2. To generate and accept the system control signals.
3. To provide the system with the memory address or I/O port number.
4. To act as window between the EU and memory for data.

### 1.2.1.1. Bus Interface Unit (BIU)

The prefetch queue is FIFO memory.
The 8086 queue is 2 byte-wide queue and 3 locations deep.
The 8088 queue is a byte-wide queue and 4 bytes deep.

### 1.2.1.2. Execution Unit (EU)

- The EU carries out instructions that are fetched from the prefetch queue.
- The ALU performs arithmetic and logic operations on memory or register data.
- The register array holds information temporarily
- The instruction register

1. Receives the instruction from the prefetch queue.
2. Decodes the instruction to be executed.

### 1.2.2. System Architecture

## - The 8086 system



### 1.2.2. System Architecture

## - The 8088 system




## Lecture_2

### 1.3. 8086/8088 Memory

- 8086/8088 has 1M $(1,048,576)$ Byte.
- The memory can be studied from two points-of-view:
- The programmer $\Rightarrow$ Logical Memory.
- The hardware designer $\Rightarrow$ Physical Memory.


### 1.3.1. Logical Memory

- The logical memory is the same for both 8086 and $8088 \mu \mathrm{Ps}$.



### 1.3.1. Logical Memory

- Some address locations have dedicated functions or reserved.

FFFFFH
FFFFCH
FFFF0H

| Reserved | For future use |
| :---: | :---: |
| Dedicated |  |
| Open for <br> general Use | For Interrupt <br> Reserved |
| Dedicated |  |

### 1.3.2. Physical Memory

- The physical memory of the $8088 \mu \mathrm{P}$ is identical to its logical memory.



### 1.3.2. Physical Memory

- The physical memory of the $8086 \mu \mathrm{P}$


High bank


Low bank

### 1.3.2. Physical Memory

- The advantages of this organization is:
- The 8086 can address any byte or word of data.
- To transfer 16 bits from/to memory:
- 8086 requires 1 operation.
- 8088 requires 2 operations.
- The 8086 software executes more efficiently.


### 1.4. Registers

- The registers can be divided into:
- Data or general purpose registers.
- Pointer and index registers.
- Segment registers.
- Flag register.


### 1.4.1. General Purpose Registers

- There are 4 general-purpose data registers.
- Used for temporary storage of frequently used intermediate results.
- The advantage of storing the data in the internal registers instead of the memory is that they can be accessed much faster.


### 1.4.1. General Purpose Registers

- These registers can be used to store byte or word.


16 bits

| AH | AL |
| :--- | :--- |
| BH | BL |
| CH | CL |
| DH | DL |

8 bits
8 bits

### 1.4.1. General Purpose Registers

The primary functions of these registers include:

- AX (Accumulator)

1. Used with the arithmetic and logic operation.
2. Used with the I/O devices

- BX (Base)

1. Hold the base address of data located in the memory.
2. Hold the base address of a table of data referenced by the translate instruction (XLAT).

### 1.4.1. General Purpose Registers

The primary functions of these registers include:

- CX (Count)

1. Used as a counter for certain instructions such as shift rotate and loop.
2. Used as a counter for the string operations.

- DX (Data)

1. Used with the arithmetic instruction such as 16bit multiplication and division.
2. Hold the I/O port number for a variable I/O instruction.

### 1.4.2.Pointers \& Index Registers

- There are five pointer and index registers.

| SP (Stack Pointer) |
| :---: |
| BP (Base Pointer) |
| IP (Instruction Pointer) |
| DI (Destination Index) |
| SI (Source Index) |

### 1.4.2. Pointers \& Index Registers

The functions of these registers are:

- SP (Stack pointer)

1. Used to address data in a LIFO (last-in, first-out) stack memory.
2. Used with the PUSH and POP instructions and the subroutines.

- BP (Base pointer)

1. Used to address an array of data in the stack memory.

### 1.4.2. Pointers \& Index Registers

The functions of these registers are:

- SI (Source index)

1. Used to address the data.
2. Used with the string instructions.

- DI (Destination index)

1. Used to address the data.
2. Used with the string instructions.

### 1.4.2. Pointers \& Index Registers

## The functions of these registers are:

- IP (Instruction Pointer)

1. Used to address the next instruction executed.
2. Every time an instruction is fetched from memory, the 8086/8088 updates the value in IP such that it points to the first byte of the next instructions.

### 1.4.3. Segment Registers

- The memory is 1 M -byte.
- It can be partitioned into 64 K (65536) byte segments.
- Not all this memory segments can be active at one time.
- Four segments only can be active at one time. Code segment $\Rightarrow$ store the program or code. Data segment $\Rightarrow$ store the data. Stack segment $\Rightarrow$ store data as LIFO stack. Extra segment $\Rightarrow$ used for string instructions.


### 1.4.3. Segment Registers

- Each segment is addressed independently by a special register called a segment register.
- There are 4 segments registers
- CS
- DS
- SS
- ES
- Each segment register identifies the segment's starting point or its lowestaddressed byte.
- Each register is 16-bit wide.


### 1.4.3. Segment Registers



### 1.4.3. Segment Registers

- Each segment should start at address ended by 0000B.
- The leftmost 16 bit are stored at the segment registers.
- Examples:

| Segment Register | Memory Address Range |
| :--- | :--- |
| 0100 H | $01000-10 \mathrm{FFFH}$ |
| 1200 H | $12000 \mathrm{H}-21 \mathrm{FFFH}$ |
| 2000 H | $20000 \mathrm{H}-2 \mathrm{FFFFH}$ |

### 1.4.3. Segment Registers

- In the segment, data are addressed by the registers.
- CS $\Rightarrow \mathrm{IP}$
- DS $\Rightarrow$ BX, SI, DI.
- $\mathrm{SS} \Rightarrow \mathrm{BP}, \mathrm{SP}$
- $\mathrm{ES} \Rightarrow \mathrm{DI}$


### 1.4.3. Segment Registers

- The address of any memory location is 20 bits.
- The size of the registers is 16 bits.
- Question:

How can the registers point to any memory location?


## Lecture_3

### 1.4.3.1. Generating a memory address

- There are logical and physical address.
- A logical address is described by
- The address stored at the segment register
- An offset stored at the index registers, pointer registers, base registers or instruction pointer.
- Both the segment and the offset are 16 bits long.
- It can be written as: Segment:Offset
. Example: CS:0100H


### 1.4.3.1. Generating a memory address

- The physical address used to access memory should be 20 bits long.
- The physical address is computed as follows: PA $=$ Segment $\times 10 H+$ Offset.
- Example :

The segment register $=1000 \mathrm{H}$ and the Offset
$=1234 \mathrm{H}$
The physical address $=1000 \times 10+1234=$ 11234H.

### 1.4.3.1. Generating a memory address

- Example1:
$\mathrm{CS}=1000 \mathrm{H}, \mathrm{DS}=3000 \mathrm{H}, \mathrm{SS}=\mathrm{A} 000 \mathrm{H}, \mathrm{ES}=8000 \mathrm{H}$ $B X=0200 \mathrm{H}$.
- The physical address pointed to by the $B X$ is $D S \times 10+B X=30200 H$.


### 1.4.4. Flag Register

- The flag or status register is 16-bit register. within the 8086/8088.
- The state of these flags indicates the conditions that are produced as the result of executing an arithmetic or logic instruction.
- There are nine flags divided into two groups:
- Status flags: CF, PF, AF, ZF, SF and OF.
- Control flags: TF, IF and DF.


### 1.4.4. Flag Register

The flags are arranged as shown:

|  |  |  |  | O | D | I | T | S | Z |  | A |  | P |  | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

- The function of these flags are:

Carry flag (CF)
$\mathrm{CF}=1 \quad$ if there is a carry or borrow.
$\mathrm{CF}=0 \quad$ otherwise
Parity flag (PF)
PF = 1 if the result contains an even number of 1's.

PF $=0$ if the result has an odd number of 1 's.

### 1.4.4. Flag Register

The function of these flags are:
Auxiliary carry flag (AF)
$\mathrm{AF}=1$ if there is a carry-out or a borrow-in between the low and high nibble.
$\mathrm{AF}=0$ if there is no carry-out or borrow-in.
4. Zero flag (ZF)
$\mathrm{ZF}=1$ if the result is zero.
$Z F=0$ if the result is not zero.
5. Sign flag (SF)

SF = 1 if the result is negative number.
$\mathrm{SF}=0$ if the result is positive number.

### 1.4.4. Flag Register

- The function of these flags are:

Trap flag (TF)
TF = 1 if the $\mu \mathrm{P}$ works in the single-step mode.
TF $=0$ if the 8086/8088 works in normal mode.
Interrupt flag (IF)
IF $=1$ if the $\mu$ P enables the maskable interrupt.
$\mathrm{IF}=0$ if the $\mu \mathrm{P}$ disables the maskable interrupt.

### 1.4.4. Flag Register

The function of these flags are: Direction flag (DF)
DF = 1 if the string instruction automatically decrements the address.
DF $=0$ if the string instruction automatically increments the address.
9. Overflow flag (OF)
$\mathrm{OF}=1$ if the signed result is out of range.
$\mathrm{OF}=0$ of the signed result is within the range.

### 1.5. Data Formats

- The data can be presented as:
- ASCII
- BCD
- 8-bit signed and unsigned integers.
- 16-bit signed and unsigned integers.
- 32-bit signed and unsigned integers.
- Short and long real numbers (floating-point numbers).


### 1.5.1. ASCII Data

- Used to represent alphanumeric characters.
- It is 7-bit code.
- In some systems, $8^{\text {th }}$ bit holds the parity.
- In the printer system,
- The $8^{\text {th }}$ bit holds 0 for alphanumeric.
- The $8^{\text {th }}$ bit holds 1 for graphics characters.


### 1.5.1. ASCII Data

TABLE 2.6 ASCII and EBCDIC Codes in Hex.

| Character ASCII EBCDIC |  |  | Character ASCII EBCDIC |  |  | Character ASCII EBCDIC |  |  | Character ASCII EBCDIC |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| @ | 40 |  |  | 60 |  | blank | 20 | 40 | NUL | 00 |  |
| A | 41 | C1 | a | 61 | 81 | ! | 21 | 5 A | SOH | 01 |  |
| B | 42 | C2 | b | 62 | 82 | " | 22 | 7F | STX | 02 |  |
| C | 43 | C3 | c | 63 | 83 | \# | 23 | 7B | ETX | 03 |  |
| D | 44 | C4 | d | 64 | 84 | \$ | 24 | 5B | EOT | 04 | 37 |
| E | 45 | C5 | e | 65 | 85 | \% | 25 | 6C | ENQ | 05 |  |
| F | 46 | C6 | f | 66 | 86 | \& | 26 | 50 | ACK | 06 |  |
| G | 47 | C7 | g | 67 | 87 | , | 27 | 7D | BEL | 07 |  |
| H | 48 | C8 | h | 68 | 88 | ( | 28 | 4D | BS | 08 | 16 |
| I | 49 | C9 | i | 69 | 89 | ) | 29 | 5D | HT | 09 | 05 |
| J | 4A | D1 | j | 6A | 91 | * | 2A | 5 C | LF | 0 A | 25 |
| K | 4B | D2 | k | 6B | 92 | + | 2B | 4E | VT | OB |  |
| L | 4C | D3 | 1 | 6C | 93 | , | 2C | 6B | FF | OC |  |
| M | 4D | D4 | m | 6D | 94 | - | 2D | 60 | CR | OD | 15 |
| N | 4E | D5 | n | 6E | 95 | . | 2E | 4B | SO | OE |  |
| O | 4F | D6 | 0 | 6F | 96 | / | 2F | 61 | SI | OF |  |
| P | 50 | D7 | p | 70 | 97 | 0 | 30 | F0 | DLE | 10 |  |
| Q | 51 | D8 | q | 71 | 98 | 1 | 31 | F1 | DC1 | 11 |  |
| R | 52 | D9 | r | 72 | 99 | 2 | 32 | F2 | DC2 | 12 |  |
| S | 53 | E2 | s | 73 | A2 | 3 | 33 | F3 | DC3 | 13 |  |
| T | 54 | E3 | t | 74 | A3 | 4 | 34 | F4 | DC4 | 14 |  |
| U | 55 | E4 | u | 75 | A4 | 5 | 35 | F5 | NAK | 15 |  |
| V | 56 | E5 | v | 76 | A5 | 6 | 36 | F6 | SYN | 16 |  |
| W | 57 | E6 | w | 77 | A6 | 7 | 37 | F7 | ETB | 17 |  |
| X | 58 | E7 | x | 78 | A7 | 8 | 38 | F8 | CAN | 18 |  |
| Y | 59 | E8 | y | 79 | A8 | 9 | 39 | F9 | EM | 19 |  |
| Z | 5A | E9 | z | 7 A | A9 |  | 3A |  | SUB | 1 A |  |
| [ | 5B |  | \{ | 7B |  | ; | 3B | 5E | ESC | 1B |  |
| 1 | 5C |  | \| | 7C | 4F | $<$ | 3C | 4C | FS | 1 C |  |
| ] | 5D |  | \} | 7D |  | $=$ | 3D | 7E | GS | 1D |  |
| $\wedge$ | 5E |  | $\sim$ | 7E |  | > | 3E | 6E | RS | 1E |  |
| - | 5F | 6D | DEL | 7F | 07 | ? | 3 F | 6F | US | 1 F |  |

### 1.5.2. BCD

- Binary Coded Decimal (BCD) is 4-bit binary codes from 0000 (0) to 1001 (9).
- It can be stored as:
- Packed BCD $\Rightarrow 2$ BCD digits / memory byte.
- Unpacked $B C D \Rightarrow 1$ BCD digit / memory byte.


### 1.5.3. Byte

- Byte data are stored as:

UnSigned

| $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 128 | 64 | 32 | 16 | 8 | 4 | 4 | 2 | 1 |
|  | 64 |  | 16 |  |  |  | 2 |  |
|  |  |  |  |  |  |  |  |  |

$0 \rightarrow 255$

Signed

$-128 \rightarrow 127$

### 1.5.3. Byte

## The negative numbers are presented in its

 2's complement.
## Example:

- If the value is 81 H

As unsigned byte, $81 \mathrm{H}=129_{10}$.
As signed byte, $81 \mathrm{H}=(-128+1)_{10}=-127_{10}$.

### 1.5.4. Word

- Word data is formed as two bytes

They are stored as:
UnSigned

| $2^{15}$ | $2^{14}$ | $2^{13}$ | $2^{12}$ | $2^{11}$ | $2^{1}$ | 2 |  | $2^{8}$ | $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Signed

| $-2^{15}$ | $2^{14}$ | $2^{13}$ | $2^{12}$ | $2^{11}$ | $2^{10}$ | $2^{9}$ | $2^{8}$ | $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $2^{1}$ | $2^{1}$ | $2^{0}$ |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |

### 1.5.4. Word

- To store the word in the memory,
- It takes two bytes (two memory locations).
- The least significant byte of the word is stored at the lower-addressed byte.
- The most significant byte is stored at the higheraddressed byte.
- Example: Store 1234 H at address 10000 H



### 1.5.5. Double Word

- Double word is formed as 4 bytes.
- Example: Store 12345678 H at address 10000 H .



### 1.5.5. Double Word

- Example: Store DS:Offset $=1000 \mathrm{H}: 2356 \mathrm{H}$ at the address 10000H

|  |  |
| :--- | :--- |
| 10003 H | 10 |
| 10002 H | 00 |
| 10001 H | 23 |
| 10000 H | 56 |
|  |  |

### 1.5.6. Real Numbers

- A real or floating-point number is composed of:
- A mantissa
- An exponent.
- Example: Decimal $12=1100$ It can be written as $1.1 \times 2^{3}$
The mantissa is 1 and the exponent is 3 .


### 1.5.6. Real Numbers

- It can be stored as:
- 4-byte short form.

$\begin{array}{lc}8 \text {-bit Excess- } & \begin{array}{c}\text { 23-bit } \\ 127 \text { exponent }\end{array} \\ \text { mantissa }\end{array}$
- 8 -byte long form.


11-bit Excess-
1023 exponent

52-bit
mantissa

### 1.5.6. Real Numbers

## - Examples:

| Decimal | Binary | Normalized | Sign | Biased <br> Exponent | Mantissa |
| :--- | :--- | :--- | :--- | :--- | :--- |
| +12 | 1100 | $1.1 \times 2^{3}$ | 0 | 10000010 | 10000000000000000000000 |
| -12 | 1100 | $-1.1 \times 2^{3}$ | 1 | 10000010 | 10000000000000000000000 |
| +100 | 1100100 | $1.1001 \times 2^{6}$ | 0 | 10000101 | 10010000000000000000000 |
| -1.75 | 1.11 | $-1.11 \times 2^{0}$ | 1 | 01111111 | 11000000000000000000000 |
| 0.25 | .01 | $1.0 \times 2^{-2}$ | 0 | 01111101 | 00000000000000000000000 |
| 0.0 | 0 | 0 | 0 | 00000000 | 00000000000000000000000 |



## Lecture_4

## Chapter 2: Addressing Modes

- In this chapter, we will discuss:
- The addressing modes.
- The stack.
- There are two types of the addressing modes:
- Data addressing modes.
- Program memory addressing modes.


### 2.1. Data Addressing Modes

- MOV instruction is one of the simplest and most flexible instruction.
- It is written as:

MOV Destination, Source

- Move (copy) the data from the source to the destination.
- The addressing modes discuss how to describe the source and the destination.


### 1.2. Data Addressing Modes

Data addressing modes are:
a) Register Addressing.
b) Immediate Addressing.
c) Direct Addressing.
d) Register Indirect Addressing.
e) Base-Plus-Index Addressing.
f) Register-Relative Addressing.
g) Base-Relative-Plus-Index Addressing.
i) Port Addressing.

### 2.3. Register Addressing

- It is used to transfer a byte or word from the source register to the destination register.
- The 8-bit registers are AH,AL,BH,BL,CH,CL,DH,DL.
- The 16-bit registers are AX,BX,CX,DX,SP,BP,SI,DI,CS,DS,SS,ES.
- The rules of using this addressing mode:
a) The source and destination registers have the same size.
b) It is not allowed to MOV from one segment to another.


### 2.3. Register Addressing

## - Examples on the register addressing

| Assembly Language | Operation |
| :--- | :--- |
| MOV AL,BL | $\mathrm{BL} \rightarrow \mathrm{AL}$ |
| MOV CH,CL | $\mathrm{CL} \rightarrow \mathrm{CH}$ |
| MOV AX,CX | $\mathrm{CX} \rightarrow \mathrm{AX}$ |
| MOV SP,BP | $\mathrm{BP} \rightarrow \mathrm{SP}$ |
| MOV DS,AX | $\mathrm{AX} \rightarrow \mathrm{DS}$ |
| MOV SI,DI | $\mathrm{DI} \rightarrow \mathrm{SI}$ |
| MOV DI,SI | $\mathrm{SI} \rightarrow \mathrm{DI}$ |
| MOV BX,ES | $\mathrm{ES} \rightarrow \mathrm{BX}$ |
| MOV CS,DS | Not allowed |
| MOV BL,BX | Not allowed |
| MOV AX,DL | Not allowed |

### 2.3. Register Addressing

- Example on the register addressing MOV BX,CX
Ex: Before execution

| AX |  |
| :--- | :--- |
| BX | 76 AF |
| CX | 1234 |
| DX |  |

After execution

| AX |  |
| :--- | :--- |
| BX | 1234 |
| CX | 1234 |
| DX |  |

### 2.4. Immediate Addressing

It is used to transfer the immediate byte or word of data to the destination register.

- The data is stored immediately in the instruction.
- Examples

| Assembly Language | Operation |
| :--- | :--- |
| MOV BL,44 | $2 \mathrm{CH} \rightarrow \mathrm{BL}$ |
| MOV AX,44H | $0044 \mathrm{H} \rightarrow$ AX |
| MOV SI,0 | $0000 \mathrm{H} \rightarrow$ SI |
| MOV CH,100 | $64 \mathrm{H} \rightarrow \mathrm{CH}$ |
| MOV SP,3000H | $3000 \mathrm{H} \rightarrow$ SP |

### 2.4. Immediate Addressing

Example on the Immediate addressing: MOV AX, 3456H

Before execution

| AX | 6291 H |
| :--- | :--- |
| BX |  |
| CX |  |
| DX |  |

After execution

| AX | 3456 H |
| :--- | :--- |
| BX |  |
| CX |  |
| DX |  |

### 2.5. Direct Addressing

It is used to transfer a byte or word between the memory and a register. The memory address of the data is stored by its effective memory address or the offset.

- The physical address of the data is computed as: Segment Register $\times 10 \mathrm{H}+$ EA.
- The effective address can be written as:
- Direct (Label)
- Displacement


### 2.5.1. Direct Addressing

The effective address is presented by the label.

- Example: MOV AX, BETA
- This stands for "move the contents of the memory location labeled as BETA into the register $A X^{\prime \prime}$. The physical address of the data is $\mathrm{DS} \times 10 \mathrm{H}+\mathrm{BETA}$ and $\mathrm{DS} \times 10 \mathrm{H}+\mathrm{BETA}+1$.
- Examples:

| Assembly Language | Operation |
| :--- | :--- |
| MOV AL,NUMBER | The contents of the memory location DS $\times 10 \mathrm{H}+\mathrm{NUMBER}$ is <br> copied, a byte, into AL. |
| MOV THERE,AX | The content of the AX is copied to the memory location <br> whose address is $\mathrm{DS} \times 10 \mathrm{H}+\mathrm{THERE}$ and $\mathrm{DS} \times 10 \mathrm{H}+\mathrm{THERE}+1$ |

### 2.5.1. Direct Addressing

- Example: MOV AL, NUMBER1
- Where NUMBER1 = 1234H and DS $=1000 \mathrm{H}$
- The PA $=\mathrm{DS} \times 10 \mathrm{H}+1234=11234 \mathrm{H}$
-Only with the AX, AL and AH registers
Ex: Before execution

| AH | AL | XX | XX |
| :--- | :--- | :--- | :--- |

Memory

| Address | Content |
| :--- | :--- |
| 11234 | 12 |
| 11235 |  |

After execution

| AH | AL | XX | 12 |
| :--- | :--- | :--- | :--- |

### 2.5.2. Displacement Addressing

7 The effective address is given in the instruction.

- Example: MOV CX, [1234H]
- This stands for "move the contents of the memory location whose effective address is 1234 H into the register CX". The physical address of the data is $\mathrm{DS} \times 10 \mathrm{H}+1234 \mathrm{H}$ and $\mathrm{DS} \times 10 \mathrm{H}+1234+1$.
- Examples:

| Assembly Language | Operation |
| :--- | :--- |
| MOV CL, $[2000 \mathrm{H}]$ | The contents of the memory location $\mathrm{DS} \times 10 \mathrm{H}+2000 \mathrm{H}$ is <br> copied a byte into CL. |
| MOV THERE,BX | The content of the BX is copied to the memory location whose <br> address is $\mathrm{DS} \times 10 \mathrm{H}+\mathrm{THERE}$ and $\mathrm{DS} \times 10 \mathrm{H}+$ THERE +1 |

### 2.5.2. Displacement Addressing

- Example: MOV CX, [2000H] where DS $=1000 \mathrm{H}$
- Physical address $=\mathrm{DS} \times 10 \mathrm{H}+2000 \mathrm{H}=12000 \mathrm{H}$

Before execution

| BH | BL | XX | XX |
| :--- | :--- | :--- | :--- |
| CH | CL | XX | XX |

Memory

| Address | Content |
| :--- | :--- |
| 12000 | ED |
| 12001 | BD |
| 12002 |  |
| 12003 |  |

After execution

| BH | BL | XX | XX |
| :--- | :--- | :--- | :--- |
| CH | CL | BD | ED |

### 2.6. Register Indirect

- It is used to transfer a byte or word between a register and the memory location addressed by a register.
- The data is addressed at the memory location pointed to by any of the following registers: BX, BP, SI and DI.
- An Example of this mode is given as: MOV AX,[SI]
- This stands for "move the content of memory location whose effective address is stored in SI to the register $A X$ ".
- The physical address is $\mathrm{DS} \times 10 \mathrm{H}+\mathrm{SI}$ and $\mathrm{DS} \times$ $10 \mathrm{H}+\mathrm{SI}+1$.


### 2.6. Register Indirect

- The following table illustrates several MOV instructions using register indirect mode.

| Assembly Language | Operation |
| :--- | :--- |
| MOV CX, BX$]$ | The contents of the memory location $\mathrm{DS} \times 10 \mathrm{H}+\mathrm{BX}$ and <br> $\mathrm{DS} \times 10 \mathrm{H}+\mathrm{BX}+1$ are copied as word into CX. |
| MOV [BP],DL | The content of the DL is copied to the memory location whose <br> address is $\mathrm{SS} \times 10 \mathrm{H}+\mathrm{BP}$. |
| MOV [DI],BH | The content of the BH is copied to the memory location whose <br> address is $\mathrm{ES} \times 10 \mathrm{H}+\mathrm{DI}$. |

### 2.6. Register Indirect

## , Example: MOV AX, [SI]

Before execution

| AX | XXXX |
| :--- | :--- |
| SI | 1234 |

After execution

| AX | 8756 |
| :--- | :--- |
| SI | 1234 |

Memory: $\mathrm{DS} \times 10+\mathrm{SI}=11234$

| Address | Content |
| :--- | :--- |
| 11234 | 56 |
| 11235 | 87 |
|  |  |

- Example: MOV CX, [BP]

Mem ory: $\mathrm{SS} \times 10+\mathrm{BP}=\mathbf{2 2 0 0 0}$

| Address | Content |
| :--- | :--- |
| 22000 | 56 |
| 22001 | 87 |
|  |  |

After execution

| CX | 8756 |
| :--- | :--- |
| BP | 2000 |

### 2.7. Base-Plus-Index Addressing

- It is used to transfer a byte or word between a register and the memory location addressed by a base register plus an index register.
- The base register holds the beginning address of a memory array.
- The index register holds the relative position of the data in the array.


### 2.7. Base-Plus-Index Addressing

- Example: MOV [BX + SI], AL "move the content of the register AL to the memory location whose effective address is the sum of the content of SI and the content of BX ".
- The physical address $=\mathrm{DS} \times 10 \mathrm{H}+\mathrm{BX}+\mathrm{SI}$
- Example:

| Assembly Language | Operation |
| :--- | :--- |
| MOV CX, $[\mathrm{BX}+\mathrm{SI}]$ | The contents of the memory location $\mathrm{DS} \times 10 \mathrm{H}+\mathrm{SI}+\mathrm{BX}$ and <br> $\mathrm{DS} \times 10 \mathrm{H}+\mathrm{SI}+\mathrm{BX}+1$ are copied as word into CX. |
| MOV [BP+DI],DL | The content of the DL is copied to the memory location whose <br> address is $\mathrm{SS} \times 10 \mathrm{H}+\mathrm{BP}+\mathrm{DI}$. |

### 2.8. Register Relative Addressing

- It is used to transfer a byte or word between a register and the memory location indicated by the sum of the content of a register and a direct or indirect displacement.
- The register can be BX, BP, SI or DI.
- Example: MOV [BX +BETA], AL This stands for "move the content of the register AL to the memory location whose effective address is the sum of BETA and the content of BX ". The physical address is $\mathrm{DS} \times 10 \mathrm{H}+\mathrm{BX}+\mathrm{BETA}$.


### 2.8. Register Relative Addressing

## - Examples:

| Assembly Language | Operation |
| :--- | :--- |
| MOV CX,[BX]+BETA | The contents of the memory location DS $\times 10 \mathrm{H}+\mathrm{BX}+\mathrm{BETA}$ <br> and $\mathrm{DS} \times 10 \mathrm{H}+\mathrm{BX}+\mathrm{BETA}+1$ are copied as word into CX. |
| MOV [BP+NEWS],DL | The content of the DL is copied to the memory location whose <br> address is $\mathrm{SS} \times 10 \mathrm{H}+\mathrm{BP}+\mathrm{NEWS}$. |
| MOV CX,ARRAY[SI] | The contents of the memory location DS $\times 10 \mathrm{H}+\mathrm{SI}+\mathrm{ARRAY}$ <br> and $\mathrm{DS} \times 10 \mathrm{H}+\mathrm{SI}+\mathrm{ARRAY}+1$ are copied as word into CX. |
| MOV [DI]BETA,DL | The content of the DL is copied to the memory location whose <br> address is $\mathrm{DS} \times 10 \mathrm{H}+\mathrm{DI}+\mathrm{BETA}$. |

### 2.8. Register Relative Addressing

## - Examples: MOV [BX]+BETA, AL

Before execution

| AX | BEED |
| :--- | :--- |
| BX | 1000 |

Memory: $\mathrm{DS} \times 10+\mathrm{BX}+\mathrm{BETA}=11234$

| Address | Content |
| :--- | :--- |
| 11234 | ED |
| 11235 | 87 |
|  |  |

After execution

| AX | BEED |
| :--- | :--- |
| BX | 1000 |

Memory After = Memory Before "87ED"

### 2.9. Base-Relative-Plus-Index Addressing

It is used to transfer a byte or word between a register and the memory location addressed by a base register plus an index register plus a displacement.

- An Example: MOV [BX][SI]BETA,AL

This stands for "move the content of the register AL to the memory location whose effective address is the sum of BETA and the content of SI and the content of BX".
The physical address $=\mathrm{DS} \times 10 \mathrm{H}+\mathrm{BX}+\mathrm{SI}+\mathrm{BETA}$.

### 2.9. Base-Relative-Plus-Index Addressing

## - Examples

| Assembly Language | Operation |
| :--- | :--- |
| MOV CX, $[\mathrm{BX}+\mathrm{SI}+\mathrm{BETA}]$ | The contents of the memory location $\mathrm{DS} \times 10 \mathrm{H}+\mathrm{SI}+\mathrm{BX}+\mathrm{BETA}$ <br> and $\mathrm{DS} \times 10 \mathrm{H}+\mathrm{SI}+\mathrm{BX}+\mathrm{BETA}+1$ are copied as word into CX. |
| MOV BETA[BP+DI],DL | The content of the DL is copied to the memory location whose <br> address is $\mathrm{SS} \times 10 \mathrm{H}+\mathrm{BP}+\mathrm{DI}+\mathrm{BETA}$. |

### 2.9. Base-Relative-Plus-Index Addressing

- Example: MOV CX,[BP][DI]BETA

Before execution

| DI | 0200 |
| :--- | :--- |
| CX | XXXX |
| BP | 0400 |

Memory: SS $\times 10+\mathrm{BP}+\mathrm{DI}+\mathrm{BETA}=20000+040$

| Address | Content |
| :--- | :--- |
| 21834 | FC |
| 21835 | AB |
| 21836 |  |
| 21837 |  |

After execution

| DI | 0200 |
| :--- | :--- |
| CX | ABFC |
| BP | 0400 |

## Summary

| Type | Instruction | Source | Address Generation | Destination |
| :---: | :---: | :---: | :---: | :---: |
| Register | MOV AX, BX | Register BX |  | Register AX |
| Immediate | MOV CH,3AH | $\begin{aligned} & \text { Data } \\ & 3 A H \end{aligned}$ |  | Register CH |
| Direct | MOV [1234H]AX | Aegister AX | $\rightarrow \underset{10000 \mathrm{H}+1234 \mathrm{H}}{\longrightarrow} \longrightarrow$ | Memory addroes 11234 H |
| Register indirect | MOV [BX], CL | Rogister CL | $\longrightarrow \underset{10000 \mathrm{H}+0300 \mathrm{H}}{\mathrm{DS} \times 10 \mathrm{H}+\mathrm{BX}} \longrightarrow$ | Memory address 10300 H |
| Base-plus-index | MOV [ $\mathrm{BX}+\mathrm{SI}]$, BP | $\begin{aligned} & \text { Register } \\ & \text { SP } \end{aligned}$ | $\begin{gathered} \mathrm{DS} \times 10 \mathrm{H}+\mathrm{BX}+\mathrm{SI} \\ 10000 \mathrm{H}+0300 \mathrm{H}+0200 \mathrm{H} \end{gathered}$ | Memory address 1 CSOOH |
| Register relative | MOV CL.[ $[\mathrm{BX}+4]$ | $\begin{aligned} & \text { Momory } \\ & \text { address } \\ & 10304 \mathrm{H} \end{aligned}$ | $\longrightarrow-$ | Register |
| Base relative-plus-index | MOV ARRAY[BX+SIIDX | Register DX | $\begin{aligned} & \mathrm{DS} \times 10 \mathrm{H}+\mathrm{ARRAY}+\mathrm{BX}+\mathrm{SI} \\ & 10000 \mathrm{H}+1000 \mathrm{H}+0300 \mathrm{H}+0200 \mathrm{H} \end{aligned}$ | Memgery address <br> 11500 H |
| Scaled index | MOV [EBX $+2 \times \mathrm{ESI}]$ AX | Pogister AX | $\begin{gathered} \mathrm{DS} \times 10 \mathrm{H}+\mathrm{EBX}+2 \times \mathrm{ESI} \\ -\quad 10000 \mathrm{H}+00000300 \mathrm{H}+00000400 \mathrm{H} \end{gathered}$ | Mermory addess 10700 H <br> 10700 H |



## Lecture_5

## Chapter 4.

## Data Movement Instructions

- In this chapter, we will discuss the data movement instructions.
- These instructions are provided to move data either between its internal registers or between an internal register and a memory location.
- All these instructions do not affect the flags.


### 4.1. MOV

- MOV is used to transfer a byte or a word of data from a source operand to a destination operand.
- The following table shows this instruction:

| Mnemonic | Meaning | Format | Operation | Flags <br> affected |
| :--- | :--- | :--- | :--- | :--- |
| MOV | Move | MOV D,S | (S) $\rightarrow$ (D) | None |

### 4.1. MOV

## These operands take different forms as shown in the following table:

| Destination | Source |
| :---: | :---: |
| Memory | Accumulator |
| Accumulator | Memory |
| Register | Register |
| Register | Memory |
| Memory | Register |
| Register | Immediate |
| Memory | Immediate |
| Segment Register | Register-16 |
| Segment Register | Memory-16 |
| Register-16 | Segment Register |
| Memory | Segment Register |

### 4.1. MOV

The rules of the MOV instruction:

- It cannot transfer data directly between two memory locations.
- It cannot transfer data between two segment registers.
- The source and the destination have the same size.


## 4．2．PUSH／POP

橉 Stack segment has 64K bytes．
WS register is used to store the lowest address in the stack segment．
数 SP is used to point to the top of the stack．
焱 There are four instructions to move the word data between the registers and the stack： PUSH，POP，PUSHF and POPF．

### 4.2. PUSH/POP

- The following table shows these instructions

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :--- | :--- | :--- | :--- | :--- |
| PUSH | Push word onto stack | PUSH S | $((\mathbf{S P})) \leftarrow(\mathbf{( S )}$ | None |
| POP | Pop word from stack | POP D | $(\mathbf{D}) \leftarrow(\mathbf{( S P )})$ | None |
| PUSHF | Push flags onto stack | PUSHF | $((\mathbf{( S P )}) \leftarrow($ flags) | None |
| POPF | Pop flags from stack | POPF | $(\mathbf{f l a g s}) \leftarrow(\mathbf{( S P )})$ | None |

娄The operand take the following forms:
-Register
$\bullet$ Memory
-Segment registers
$\bullet$ Flag Register

### 4.3. Load Effective-Address

滕 There are three load effective-address instructions used to load a register or a register and a segment register with an address.
卷 The following table shows these instructions:

| Mnemonic | Meaning | Format | Operation | Flags <br> affected |
| :--- | :--- | :--- | :--- | :--- |
| LEA | Load effective <br> address | LEA Reg16,EA | (EA) $\rightarrow($ Reg16) | None |
| LDS | Load register <br> and DS | LDS Reg16,Mem32 | (Mem32) $\rightarrow($ Reg16 $)$ <br> $(M e m 32+2) \rightarrow(D S)$ | None |
| LES | Load register <br> and ES | LES Reg16,Mem32 | $($ (Mem32) $\rightarrow($ Reg16 $)$ <br> $(M e m 32+2) \rightarrow(E S)$ | None |

### 4.3.1. LEA

- It is used to load a register with the address of the data specified by the operand, not the data.
- By comparing an LEA with a MOV:
- LEA BX,[DI] ; loads the address specified by [DI] into the BX register $\mathrm{BX}=\mathrm{DI}$.
- MOV BX,[DI] ;load the data stored at the memory location addressed by DI into BX .
- LEA BX,[DI] is equivalent to MOV BX,DI.


### 4.3.1. LEA

- Example 1: LEA CX, [DI]

Before Execution: CX = 1000H, DI $=2000 \mathrm{H}$ After Execution: CX $=2000 \mathrm{H}, \mathrm{DI}=2000 \mathrm{H}$
Example 2: LEA CX, [BX+DI]

- If $\mathrm{BX}=1000 \mathrm{H}$ and $\mathrm{DI}=2000 \mathrm{H}$

After the execution $C X=B X+D I=3000 \mathrm{H}$.

- If $\mathrm{BX}=1000 \mathrm{H}$ and $\mathrm{DI}=\mathrm{FFOOH}$ After the execution $C X=B X+D I=0 F 00 H$.


### 4.3.2. LDS and LES

| Mnemonic | Meaning | Format | Operation | Flags <br> affected |
| :--- | :--- | :--- | :--- | :--- |
| LDS | Load register <br> and DS | LDS Reg16,Mem32 | $($ Mem32) $\rightarrow$ (Reg16) <br> $($ Mem32+2) $\rightarrow$ (DS) | None |
| LES | Load register <br> and ES | LES Reg16,Mem32 | (Mem32) $\rightarrow$ (Reg16) <br> $($ Mem32+2) $\rightarrow($ ES $)$ | None |

- They load a 16-bit register with an offset address and either the DS or ES segment register with a new segment address.
- They use any of the valid memory addressing modes.


### 4.3.2. LDS and LES

- Example 1:

What is the result of executing: LDS SI,[200]? Before Execution: DS $=1200 \mathrm{H}, \mathrm{SI}=0001 \mathrm{H}$

| Address | Contents |
| :--- | :--- |
| $\mathbf{1 2 2 0 3}$ | $\mathbf{1 3}$ |
| $\mathbf{1 2 2 0 2}$ | $\mathbf{0 0}$ |
| $\mathbf{1 2 2 0 1}$ | $\mathbf{0 0}$ |
| $\mathbf{1 2 2 0 0}$ | $\mathbf{2 0}$ |

$\mathrm{PA}=\mathrm{DS} \times 10+200=12200 \mathrm{H}$
After Execution: SI $=0020 \mathrm{H}, \mathrm{DS}=1300 \mathrm{H}$

### 4.3.2. LDS and LES

- Example 2:

What is the result of executing: LES BX,[DI]? Before Execution:
$B X=0000 \mathrm{H}, \mathrm{DS}=1000 \mathrm{H}, \mathrm{DI}=1000 \mathrm{H}$
$\mathrm{PA}=\mathrm{DS} \times 10+\mathrm{DI}=11000 \mathrm{H}$

| Address | Contents |
| :---: | :---: |
| $\mathbf{1 1 0 0 3}$ | $\mathbf{8 9}$ |
| $\mathbf{1 1 0 0 2}$ | $\mathbf{3 0}$ |
| 11001 | $\mathbf{6 F}$ |
| $\mathbf{1 1 0 0 0}$ | $\mathbf{2 A}$ |

After Execution: $\mathrm{BX}=6 \mathrm{~F} 2 \mathrm{AH}, \mathrm{ES}=8930 \mathrm{H}$

### 4.4. String Data Transfers

- There are three string data transfer instructions: LODS, STOS and MOVS.
- Each instruction allows data to be transferred as a block or group or as a single byte or word.
- These instructions use:
- SI to point to the source data.
- DI to point to the destination data.
- D flag to select the auto-increment ( $D=0$ ) or autodecrement ( $\mathrm{D}=1$ ) mode of operation for SI and DI during the string operation.


### 4.4. String Data Transfers

- The following table shows these instructions:

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| MOVS | Move String | MOVS | $\begin{aligned} & ((\mathrm{ES}) 0+(\mathrm{DI})) \leftarrow((\mathrm{DS}) 0+(\mathrm{SI})) \\ & (\mathrm{SI}) \leftarrow(\mathrm{SI}) \pm 1 \text { or } 2 \\ & (\mathrm{DI}) \leftarrow(\mathrm{DI}) \pm 1 \text { or } 2 \end{aligned}$ | None |
| MOVSB | Move String Byte | MOVSB | $\begin{aligned} & ((\mathrm{ES}) 0+(\mathrm{DI})) \leftarrow((\mathrm{DS}) 0+(\mathrm{SI})) \\ & (\mathrm{SI}) \leftarrow(\mathrm{SI}) \pm 1 \\ & (\mathrm{DI}) \leftarrow(\mathrm{DI}) \pm 1 \end{aligned}$ | None |
| MOVSW | Move <br> String <br> Word | MOVSW | $\begin{aligned} & ((\mathrm{ES}) 0+(\mathrm{DI})) \leftarrow((\mathrm{DS}) 0+(\mathrm{SI})) \\ & ((\mathrm{ES}) 0+(\mathrm{DI})+1) \leftarrow((\mathrm{DS}) 0+(\mathrm{SI})+1) \\ & (\mathrm{SI}) \leftarrow(\mathrm{SI}) \pm 2 \\ & (\mathrm{DI}) \leftarrow(\mathrm{DI}) \pm 2 \end{aligned}$ | None |
| LODS | Load String | LODS | $\begin{aligned} & (\mathrm{AL} \text { or } \mathrm{AX}) \leftarrow((\mathrm{DS}) 0+(\mathrm{SI})) \\ & (\mathrm{SI}) \leftarrow(\mathrm{SI}) \pm 1 \text { or } 2 \end{aligned}$ | None |
| STOS | Store String | STOS | $\begin{aligned} & ((\text { ES }) 0+(\mathrm{DI})) \leftarrow(\mathrm{AL} \text { or } \mathrm{AX}) \\ & (\mathrm{DI}) \leftarrow(\mathrm{DI}) \pm 1 \text { or } 2 \end{aligned}$ | None |

### 4.4. String Data Transfers

- Example: What is the result of executing: LODSW? Before execution: DS $=1000 \mathrm{H}, \mathrm{SI}=1000 \mathrm{H}$,

$$
A X=X X X X H, D F=0
$$

| Address | Contents |
| :--- | :--- |
| $\mathbf{1 1 0 0 2}$ | FA |
| 11001 | A0 |
| 11000 | $\mathbf{3 2}$ |

After the execution: $\mathrm{DS}=1000 \mathrm{H}, \mathrm{SI}=1002 \mathrm{H}$,

$$
\mathrm{AX}=\mathrm{A} 032 \mathrm{H}, \mathrm{DF}=0
$$

### 4.4. String Data Transfers

In most applications, the string operations must be repeated in order to process arrays of data.

- This is done by inserting a repeat prefix before the instruction that is to be repeated.
- The repeat prefix is shown:

| Prefix | Used With | Meaning |
| :--- | :--- | :--- |
| REP | MOVS, STOS | Repeat while not end of string. $\mathbf{C X} \neq 0$. |

### 4.4. String Data Transfers

Example1: What is the function of this program?
LES DI,LIST1 ;Loads DI,ES by the first address in the destination list (LIST1).

LDS SI,LIST2
;Loads SI,DS by the first address in the source list (LIST2).

CLD
;DF $=0$ so select auto-increment
MOV CX,100 ;Loads the counter CX $=100$
REP MOVSB ;Transfers 100 bytes from LIST2 to LIST1.

This program moves 100 bytes from LIST2 to LIST1

### 4.4. String Data Transfers

Example2: What is the function of this program?
LES DI,BUFFER ;Loads DI,ES by the first address in the destination list.

MOV CX, 10
CLD
MOV AL, 0
REP STOSB
;Loads the counter CX $=10$
;DF $=0$ so select auto-increment
;Clears AL
;Stores AL in the memory location addressed by [DI]

This program clears 10 memory locations whose starting address is BUFFER

### 4.4. String Data Transfers

Example3: What is the function of this program?
LES DI,BUFFER ;Loads DI,ES by the first address in the destination list.

MOV CX,5
CLD
MOV AX,0
REP STOSW
;Loads the counter CX = 5
;DF $=0$ so select auto-increment
;Clears AX
;Stores AX in the memory location addressed by [DI]

This program clears 10 memory locations whose starting address is BUFFER

# 4.5. Miscellaneous Data Transfer Instructions 

These instructions are:

- XCHG
- LAHF and SAHF
- IN and OUT
- XLAT


### 4.5.1. XCHG

- It exchanges the contents of any register with the contents of any register or memory location.
- The following table shows these instructions:

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :--- | :--- | :--- | :--- | :--- |
| XCHG | Exchange | XCHG D,S | (D) $\leftrightarrow(S)$ | None |

彞The allowed operands for these instructions are shown in the following table:

| Destination | Source |
| :--- | :--- |
| Accumulator | Register-16 bits |
| Memory | Register |
| Register | Register |

### 4.5.1. XCHG

Example: If $\mathrm{BX}=11 \mathrm{AAH}, \mathrm{DS}=1200 \mathrm{H}$ and the memory location addressed by SUM contains 1 E 87 where SUM $=1234 \mathrm{H}$. What is the result of executing the following instruction: XCHG SUM,BX.
$\mathrm{PA}=\mathrm{DS} \times 10 \mathrm{H}+\mathrm{SUM}=12000+1234=$ 13234 H
After the execution: $B X=1 \mathrm{E} 87 \mathrm{H}$ and the memory locations ( $34 \& 35$ ) = 11AAH

### 4.5.2. LAHF and SAHF

- LAHF and SAHF transfer the least significant flag byte to and from the AH register.
- The following table shows these instructions:

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :--- | :--- | :--- | :--- | :--- |
| LAHF | Load AH from flags | LAHF | $(\mathbf{A H}) \leftarrow($ Flags $)$ | None |
| SAHF | Store AH into flags | SAHF | $($ Flags $) \leftarrow($ AH $)$ | SF,ZF,AF,PF,CF |

### 4.5.2. LAHF and SAHF

Example: Trace the following program.
MOV AL,0 ;Clears AL
LAHF ;Loads AH by the flags.
XCHG AH,AL ;Exchanges the data between AH and AL.

SAHF
;Stores AH into the flags.
This program clears the SF,ZF,AF,PF,CF.

### 4.5.3. IN and OUT

- The IN and OUT instructions are used to transfer the data between the I/O device and the microprocessor.
- This transfer goes through the AL or AX
- They use the port addressing mode.


### 4.5.4. XLAT

- The XLAT (translate) instruction has been provided to simplify implementation of the lookup table operation.
- The following table shows this instruction:

| Mnemonic | Meaning | Format | Operation | Flags <br> affected |
| :--- | :--- | :--- | :--- | :--- |
| XLAT | Translate | XLAT Source-table | $((A L)+(B X)+(D S) 0) \rightarrow(A L)$ | None |

类The procedure of this instruction:
-It adds the contents of AL to the contents of the BX register to form a memory address in the data segment.
-It loads the data stored at this address into the AL.

### 4.5.4. XLAT

Example: BCD-to-7-segment LED display
The 7 -segment LED display lookup table is stored at location TABLE $=1000 \mathrm{H}$ in the data segment where DS $=4000 \mathrm{H}$.
Write a program to convert the contents of the accumulator into 7 -segment code. Assuming that the 7 -segment code is already stored at TABLE.

### 4.5.4. XLAT

强 The program is:
MOV BX, TABLE ;Initialize BX by the offset address
MOV AL, $05 \mathrm{H} \quad$;Load AL by 5 H (5 BCD number)
XLAT $\quad$;AL will be loaded by th

$$
; \mathrm{PA}=\mathrm{DS} \times 10+\mathrm{BX}+\mathrm{AL}
$$

PA contains 6D (01101101) hgfedcba


## Chapter 5.

## Arithmetic and Logic Instructions

- In this chapter, we will discuss the arithmetic and logic instructions.
- The execution of these instructions affects the status of the flags.
- The affected flags are carry flag (CF), sign flag (SF), zero flag (ZF), parity flag (PF) and overflow flag (OF).


### 5.1. Addition

- Addition instructions include: ADD, ADC, INC.
- The following table shows these instructions:

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :--- | :--- | :--- | :--- | :--- |
| ADD | Addition | ADD D,S | (S)+(D) $\rightarrow$ (D) <br> carry $\rightarrow$ CF | OF,SF,ZF,AF,PF,CF |
| ADC | Add with carry | ADC D,S | (S)+(D)+(CF) $\rightarrow$ (D) <br> carry $\rightarrow$ CF | OF,SF,ZF,AF,PF,CF |
| INC | Increment by 1 | INC D | (D)+1 $\rightarrow$ (D) | OF,SF,ZF,AF,PF,CF |

### 5.1. Addition

## The allowed operands for ADD and ADC are:

| Destination | Source |
| :---: | :---: |
| Register | Register |
| Register | Memory |
| Memory | Register |
| Register | Immediate |
| Memory | Immediate |
| Accumulator | Immediate |

## The allowed operands for the INC

| Destination |
| :---: |
| Register-16 bit <br> Register-8 bit <br> Memory |

### 5.1. Addition

## - Example: What are the result of executing the following program:

| The program | Affected Register | Affected flags |
| :---: | :---: | :---: |
| MOV AL, EDH | $\mathbf{A L}=\mathbf{E D H}$ | None |
| ADD AL, 21H | $\mathbf{A L}=\mathbf{E D}+\mathbf{2 1}=\mathbf{0 E H}$ | $\mathbf{Z F}=\mathbf{0}, \mathbf{C F}=\mathbf{1}, \mathbf{A F}=\mathbf{0}, \mathbf{S F}=\mathbf{0}, \mathbf{P F}=\mathbf{0}, \mathbf{O F}=\mathbf{0}$. |
| ADC AL,11H | $\mathbf{A L}=\mathbf{0 E}+\mathbf{1 1 + 1}=\mathbf{2 0 H}$ | $\mathbf{Z F}=\mathbf{0}, \mathbf{C F}=\mathbf{0}, \mathbf{A F}=\mathbf{1}, \mathbf{S F}=\mathbf{0}, \mathbf{P F}=\mathbf{0}, \mathbf{O F}=\mathbf{0}$. |
| $\mathbf{I N C ~ A L}$ | $\mathbf{A L}=\mathbf{2 0}+\mathbf{1}=\mathbf{2 1 H}$ | $\mathbf{Z F}=\mathbf{0}, \mathbf{C F}=\mathbf{0}, \mathbf{A F}=\mathbf{0}, \mathbf{S F}=\mathbf{0}, \mathbf{P F}=\mathbf{1}, \mathbf{O F}=\mathbf{0}$. |



### 5.1.Subtraction

- Subtraction instructions include: SUB, SBB, DEC, NEG.
- The following table shows these instructions.

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :--- | :--- | :--- | :--- | :--- |
| SUB | Subtract | SUB D,S | (D)-(S) $\rightarrow$ (D) <br> Borrow $\rightarrow$ CF | OF,SF,ZF,AF, <br> PF,CF |
| SBB | Subtract with borrow | SBB D,S | (D)-(S)-(CF) $\rightarrow$ (D) <br> Borrow = CF | OF,SF,ZF,AF, <br> PF,CF |
| DEC | Decrement by 1 | DEC D | (D)-1 $\rightarrow$ (D) | OF,SF,ZF,AF, <br> PF,CF |
| NEG | Negate | NEG D | 0-(D) $\rightarrow$ (D) <br> $\mathbf{1} \rightarrow$ SF | OF,SF,ZF,AF, <br> PF,CF |

### 5.2. Subtraction

- The allowed operands for SUB and SBB are:

| Destination | Source |
| :---: | :--- |
| Register | Register |
| Register | Memory |
| Memory | Register |
| Register | Immediate |
| Memory | Immediate |
| Accumulator | Immediate |

The allowed operands for DEC and NEG are

| Destination |
| :---: |
| Register-16 bit <br> Register-8 bit <br> Memory |

### 5.2. Subtraction

## - Example: What are the result of executing the following program:

| The program | Affected Register | Affected flags |
| :---: | :---: | :---: |
| MOV CX, 1527H | CX $=1527 \mathrm{H}$ | None |
| MOV BX, 1234H | $B X=1234 \mathrm{H}$ | None |
| SUB CX,44H | CX=1527-0044=14E3 | $\mathrm{ZF}=0, \mathrm{CF}=0, \mathrm{AF}=0, \mathrm{SF}=0, \mathrm{PF}=0, \mathrm{OF}=0$. |
| SBB BX,CX | $B X=1234-14 E 3-0=F D 51$ | $\mathrm{ZF}=0, \mathrm{CF}=1, \mathrm{AF}=0, \mathrm{SF}=1, \mathrm{PF}=0, \mathrm{OF}=0$. |
| DEC BX | BX $=$ FD50H | $\mathrm{ZF}=0, \mathrm{CF}=0, \mathrm{AF}=0, \mathrm{SF}=1, \mathrm{PF}=1, \mathrm{OF}=0$. |
| NEG BX | $B X=02 \mathrm{~B} 0 \mathrm{H}$ | $\mathrm{ZF}=0, \mathrm{CF}=1, \mathrm{AF}=0, \mathrm{SF}=0, \mathrm{PF}=1, \mathrm{OF}=0$. |

## 5．3．Multiplication

类 Both 8－and 16－bit multiplication on either signed or unsigned numbers can be performed．
卷 This instruction results in shorter programs and faster execution．
Multiplication always results in a double－width product．
＊For example，if two 8－bit numbers are multiplied， then the product is always 16 bits．
数 Likewise，if two 16－bit numbers are multiplied， then the product is always 32 bits．

### 5.3. Multiplication

- In 8-bit multiplication,
- The multiplicand is always in the AL register.
- The programmer can choose the multiplier.
- The 16-bit product is stored in AX.
- In 16-bit multiplication,
- The multiplicand is always in the AX register.
- The programmer can choose the multiplier.
- The 32-bit product is stored in DX and AX. DX will contain the most significant 16 bits of the products and AX will contain the least significant 16 bits.
- In the signed multiplication, the product is in true form if positive and in two's complement form if negative.


### 5.3. Multiplication

焱 The following table shows these instructions:

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :--- | :--- | :--- | :--- | :--- |
| MUL | Multiply <br> (Unsigned) | MUL S | (AL) $\times($ (S8) $\rightarrow$ (AX) <br> (AX) $\times($ (S16) $\rightarrow(D X),(A X) ~$ | OF,SF,ZF,AF,PF,CF |
| IMUL | Multiply <br> (signed) | IMUL S | (AL) $\times($ (S8) $\rightarrow$ (AX) <br> (AX) $\times($ (S16) $\rightarrow(D X),(A X) ~$ | OF,SF,ZF,AF,PF,CF |

类 The allowed operands are:

| Source |
| :--- |
| Register- $\mathbf{8}$ bit |
| Register-16 bit |
| Memory-8 bit |
| Memory-16 bit |

### 5.3. Multiplication

Example 1: What are the results of this program: MOV BL, $5 \quad ; B L=05 H$
MOV CL, 10 ;CL = OAH
MOV AL, CL $\quad ; A L=O A H$
MUL BL $\quad ; A X=A L \times B L=0 A H \times 05 H=32 H$

- Example 2: IF $\mathrm{AL}=-1=\mathrm{FFH}$ and $\mathrm{CL}=-2=\mathrm{FEH}$, what is the result of executing:
a)MUL CL;
$\mathrm{AX}=\mathrm{AL} \times \mathrm{CL}=11111111 \times 11111110=$ $1111110100000010=$ FDO2H.
b) IMUL CL;
$A X=-1 \times-2=2=0002 \mathrm{H}$.


### 5.4. Division

Both 8- and 16-bit division on either signed (IDIV) or unsigned numbers (DIV) can be performed.

- Numbers are divided into its double-width dividend.
- For example, an 8 -bit division always converts the 8 -bit dividend into a 16 -bit dividend.
- Likewise, in 16-bit division, the 16-bit dividend is always converted into 32 -bit dividend.


### 5.4. Division

In 8-bit division,

- The dividend is located in AX register and the divisor is the operand selected for the instruction.
- The results are two 8-bit numbers: the quotient (AL) and the remainder in (AH).
- In 16-bit division,
- The dividend is located in DX and AX registers. DX will contain the most significant 16 bits of the dividend and $A X$ will contain the least significant 16 bits.
- The results are two 16-bit numbers: the quotient in (AX) and the remainder in (DX).
- The signs of the remainder and the quotient are the same.


### 5.4. Division

漛 The following table shows these instructions:

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| DIV | Division (Unsigned) | DIV S | $\begin{array}{ll} \hline \text { 1) } & \mathrm{Q}((\mathrm{AX}) /(\mathrm{S8})) \rightarrow(\mathrm{AL}) \\ & \mathrm{R}((\mathrm{AX}) /(\mathrm{S8})) \rightarrow(\mathrm{AH}) \\ \text { 2) } & \mathrm{Q}((\mathrm{DX}, \mathrm{AX}) /(\mathrm{S} 16)) \rightarrow(\mathrm{AX}) \\ & \mathrm{R}((\mathrm{DX}, \mathrm{AX}) /(\mathrm{S} 16)) \rightarrow(\mathrm{DX}) \\ \hline \end{array}$ | OF,SF,ZF,AF,PF,CF |
| IDIV | Division (signed) | IDIVS | $\begin{array}{ll} \hline \text { 1) } & \mathrm{Q}((\mathrm{AX}) /(\mathrm{S8})) \rightarrow(\mathrm{AL}) \\ & \mathrm{R}((\mathrm{AX}) /(\mathrm{S8})) \rightarrow(\mathrm{AH}) \\ \text { 2) } & \mathrm{Q}((\mathrm{DX}, \mathrm{AX}) /(\mathrm{S} 16)) \rightarrow(\mathrm{AX}) \\ & \mathrm{R}((\mathrm{DX}, \mathrm{AX}) /(\mathrm{S} 16)) \rightarrow(\mathrm{DX}) \end{array}$ | OF,SF,ZF,AF,PF,CF |

發 The allowed operands are:

| Source |
| :--- |
| Register- 8 bit |
| Register-16 bit |
| Memory- 8 bit |
| Memory-16 bit |

### 5.4. Division

- There are two instructions (CBW and CWD) used before the division instructions.
- In 8-bit division, CBW (convert byte to word) converts the signed number in AL to a 16-bit signed number in AX.
- In 16-bit division, CWD (convert word to double word) converts the signed 16 -bit number in AX to a 32-bit signed number in both DX and AX.
- The following table shows these instructions:

| Mnemonic | Meaning | Format | Operation | Flags <br> affected |
| :--- | :--- | :--- | :--- | :--- |
| CBW | Convert B to W | CBW | (MSB of AL) $\rightarrow$ (All bits of AH) | None |
| CWD | Convert W to D | CWD | (MSB of AX) $\rightarrow$ (All bits of DX) | None |

### 5.4. Division

Example 1: What are the results of the following program:
MOV AL, A1H $\quad$;AL $=A 1 H$.
CBW ;AX = FFA1H
CWD
; DX = FFFFH and $A X=$ FFA1H.

- Example 2: IF $\mathrm{AX}=0012 \mathrm{H}$ and $\mathrm{CL}=03 \mathrm{H}$, what is the results of executing:
DIV CL
$0012 \mathrm{H} / 03 \mathrm{H}=06 \mathrm{H}$; The quotient is 6 and the remainder is 0
$A X=0006 H$


### 5.4. Division

Example 3: What are the results of executing the following program:
MOV AX,-100 ;AX = -100 = -64H= FF9CH.
MOV CX,9 $\quad ; C X=9=0009 H$.
CWD
; DX = FFFFH and AX = FF9CH
IDIV CX

$$
\begin{aligned}
& ; D X=-1=F F F F H \text { and } \\
& ; A X=-11=-000 B H=F F F 5 H
\end{aligned}
$$

### 5.5. BCD and ASCII Arithmetic

- The 8086/8088 allows arithmetic manipulation of both binary coded decimal (BCD) and American Standard Code for Information Interchange (ASCII).
- BCD operations are used in applications that require little arithmetic, such as point of sales terminal (POS).
- ASCII operations are used in systems that employ ASCII-coded data to store numbers.


### 5.5.1. BCD Arithmetic

- The following table shows these instructions:

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :--- | :--- | :--- | :--- | :--- |
| DAA | Decimal adjust for <br> addition | DAA |  | OF,SF,ZF,AF,PF,CF |
| DAS | Decimal adjust for <br> subtraction | DAS |  | OF,SF,ZF,AF,PF,CF |
| AAM | Adjust AL after <br> multiplication | AAM | Q((AL)/10) $\rightarrow$ AH <br> R((AL)/10) $\rightarrow$ AL | OF,SF,ZF,AF,PF,CF |
| AAD | Adjust AX before <br> division | AAD | $\mathbf{( A H ) \times 1 0 + A L \rightarrow A L ~}$ <br> 00 $\rightarrow$ AH | OF,SF,ZF,AF,PF,CF |

娄 DAA, DAS and AAM are used after adding, subtracting or multiplying BCD numbers.
漛 The AAD instruction is used before a division to preadjust the numbers before using the DIV.

### 5.5.1. BCD Arithmetic

- Example:DAA (BX + DX) $\rightarrow$ CX

Trace the following program

MOV DX, 1234
MOV BX, 309
MOV AL, BL
ADD AL, DL
DAA
MOV CL, AL
MOV AL, BH
ADC AL, DH
DAA
MOV CH, AL
;DX = 1234H
;BX = 3099.
;AL=CDH
;AL = 33 and CF = 1
$; \mathrm{AL}=\mathrm{BH}+\mathrm{DH}+\mathrm{CF}=43 \mathrm{H}$
; stays as is, it is a valid BCD

### 5.5.1. BCD Arithmetic

- Example:DAS (BX - DX) $\rightarrow$ CX

Trace the following program
MOV DX, 1234H ;DX = 1234H
MOV BX, 3099H ;BX = 3099.
MOV AL, BL
SUB AL, DL
DAS
MOV CL, AL
MOV AL, BH
SBB AL, DH
DAS
MOV CH, AL

### 5.5.1. BCD Arithmetic

- Example: AAM (05 X 05)

Trace the following program
MOV AL, 5
MOV CL, 5
MUL CL
AAM

- Example : AAD (72/9)

MOV AX, 0702H
MOV BL, 9
AAD
DIV BL
;AL $=05 \mathrm{H}$
;CL = 05H
;AX now contains 0019H $=25$
;AH = 02 and $\mathrm{AL}=05$
;makes AX = 48H
$; \mathrm{Q}=08 \mathrm{H} \rightarrow \mathrm{ALR}=00 \mathrm{H} \rightarrow \mathrm{AH}$

## 5．5．2．ASCII Arithmetic

－The following table shows these instructions：

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :--- | :--- | :--- | :--- | :--- |
| AAA | ASCII adjust for addition | AAA |  | OF，SF，ZF，AF，PF，CF |
| AAS | ASCII adjust for subtraction | AAS |  | OF，SF，ZF，AF，PF，CF |

类 They are used with ASCII－coded numbers．
类 These range from 30 H through 39 H and represent the number 0 through 9 ．
棪 They always use register AX as the source and destination．

TABLE 2.6 ASCII and EBCDIC Codes in Hex.



### 5.5.2. ASCII Arithmetic

- Example

MOV AX, 31H ; 31 is ASCII Code of 1
ADD AL, 39H ; 39 is ASCII code of 9
; results in 6AH
AAA
;clears AH if the sum is less than 10
; and adds 01 H to AH if the sum is
; is greater than 10.
;AAA results in 01H in AH and 00H
; in AL...AX $\rightarrow 0100$
ADD AX, 3030H ; results in 3130 which is ASCII 10


## Lecture_7

### 5.6. Comparison

- The comparison instruction (CMP) is actually a subtraction that does not change anything except the flag bits.
- This instruction is almost always followed by a conditional jump instruction which tests the flag bits that are changed by CMP.


### 5.6. Comparison

The following table shows this instruction

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :--- | :--- | :--- | :--- | :--- |
| CMP | Compare | CMP D,S | (D)-(S) is used to change <br> the flag bits only. | OF,SF,ZF,AF,PF,CF |

核 The allowed operands are:

| Destination | Source |
| :---: | :---: |
| Register | Register |
| Register | Memory |
| Memory | Register |
| Register | Immediate |
| Memory | Immediate |
| Accumulator | Immediate |

### 5.6. Comparison

Example1: What is the function of this program?
CMP AL, 10H ;It performs AL - 10H and the result ;is not stored but it affects the flag ;values (ZF, SF, etc).
JZ ONTEN ;If ZF $=1$ then the program jumps to ;address ONTEN.
;If ZF = 0 then no jump occurs.

### 5.6. Comparison

凝 Example 2: Trace the following program and the values of the flag bits.

| Instruction | Registers | ZF | SF | CF | AF | OF | PF |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Initial states |  | 0 | 0 | 0 | 0 | 0 | 0 |
| MOV AX,1234H | AX = 1234H | 0 | 0 | 0 | 0 | 0 | 0 |
| MOV BX,ABCDH | BX = ABCDH | 0 | 0 | 0 | 0 | 0 | 0 |
| CMP AX,BX | AX-BX = 1234 - ABCD = 6667H | 0 | 0 | 1 | 1 | 0 | 0 |

## 5．7．Basic Logic Operations

烸 The AND，OR，XOR and NOT are performed．
俭 They perform their respective logic operations bit－ by－bit on the source and destination operands．
＊The result is stored in the destination operand．
帣 The following table shows these instructions．

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :--- | :--- | :--- | :--- | :--- |
| AND | Logical AND | AND D，S | $(\mathbf{S}) \bullet(\mathbf{D}) \rightarrow(\mathbf{D})$ | OF，SF，ZF，AF，PF，CF |
| OR | Logical OR | OR D，S | $(\mathbf{S})+(\mathbf{D}) \rightarrow(\mathbf{D})$ | OF，SF，ZF，AF，PF，CF |
| XOR | Logical XOR | XOR D，S | $(\mathbf{S}) \oplus(\mathbf{( D )} \rightarrow(\mathbf{D})$ | OF，SF，ZF，AF，PF，CF |
| NOT | Logical NOT | NOT D | $(\overline{\mathrm{D}}) \rightarrow(\mathrm{D})$ | $\mathbf{O F})$ SF，ZF，AF，PF，CF |

### 5.7. Basic Logic Operations

## The allowed operands for AND,OR and XOR are:

| Destination | Source |
| :---: | :---: |
| Register | Register |
| Register | Memory |
| Memory | Register |
| Register | Immediate |
| Memory | Immediate |
| Accumulator | Immediate |

- The allowed operands for NOT are



### 5.7.1. AND

- It is used to clear bits of a binary number selectively (often called masking).
- The main idea of the masking is based on: If $X$ AND $0=0$, this bit is cleared. If $X$ AND $1=X$, this bit is passed without changes.
- Example 1: If $A X=1234 H$ and $B X=000 F$, the result of executing the instruction: AND $A X, B X$ $A X=1234$ AND 000F $=0004 \mathrm{H}$.
In this example, the leftmost 12 bits are cleared and the rightmost 4 bits are passed.


### 5.7.1. AND

## x x x x x x x $x$ Unknown number

- 00001111 Mask

0000 xxxx Result

### 5.7.2. OR

- It selectively sets bits of a binary number.
- The main idea of the OR operation is based on: If $X$ OR $1=1$, this bit is set. If $X$ OR $0=X$, this bit is passed without any change.
- Example : If $A X=1234 H$ and $B X=F F F 0$, the result of executing the instruction: OR $\mathrm{AX}, \mathrm{BX}$ AX $=1234$ OR FFFO $=$ FFF4H.
In this example, the leftmost 123 bits are set and the rightmost 4 bits are passed.


### 5.7.2. OR

x x x x x x x x Unknown number + 00001111 Mask
$x \times x \times 1111$ Result

### 5.7.3. XOR

- It selectively inverts bits of a binary number.
- The main idea of the XOR operation is based on: If $\mathrm{XXOR} 1=\overline{\mathrm{X}}$, this bit is inverted.
- If $X$ XOR $0=X$, this bit is passed without change.
- Example: If $\mathrm{AX}=1234 \mathrm{H}$ and $\mathrm{BX}=00 \mathrm{FF}$, the result of executing the instruction: XOR $A X, B X$ $A X=1234$ XOR 00FF $=12 C B H$.
In this example, the leftmost 8 bits are passed and the rightmost 8 bits are inverted.


### 5.7.3. XOR

x x x x x x x x Unknown number
$\oplus 00001111$ Mask
x xxx $\bar{x} \bar{x} \bar{x} \bar{x}$ Result

### 5.7.4. NOT

- The NOT instruction or one's complement inverts each bit position of a number.
- Example: If $A X=1234 H$, the result of executing the instruction: NOT AX

$$
\mathrm{AX}=\mathrm{EDCBH}
$$

### 5.7. Basic Logic Operations

Example: Trace the following program.
MOV AL, $55 \mathrm{H} \quad ; \mathrm{AL}=55 \mathrm{H}$.
AND AL, $1 \mathrm{FH} \quad ; \mathrm{AL}=55$ AND $1 \mathrm{~F}=15 \mathrm{H}$
OR AL, C0H $\quad ; \mathrm{AL}=15$ OR C0 $=\mathrm{D} 5 \mathrm{H}$
XOR AL, 0FH $\quad ; A L=$ D5 XOR 0F $=$ DAH
NOT AL
;AL $=\operatorname{NOT}(\mathrm{DA})=25 \mathrm{H}$

### 5.7.5. TEST

It performs the AND operation, but it affects only the flag register and not the operands of the instruction.

- TEST is used in the same manner as CMP, but to test a single bit rather than an entire number.
- Example : What is the result of executing: TEST AX,1.
It tests the rightmost bit in $A X$ for a 1 or 0 . If the $Z F=1$, then the rightmost bit of $A X$ is a 0 . If the $Z F=0$, then the rightmost bit of $A X$ is a 1 .


### 5.8. Shift Instructions

强 The following table shows these instructions

| Mnemonic | Meaning | Format | Operation | Flags <br> affected |
| :--- | :--- | :--- | :--- | :--- |
| SHL | Shift logical <br> left | SHL D,Count | Shift the D left by the number of <br> bit positions equal to Count and <br> fill the vacated bits positions on <br> the right with zeros | OF CF |
| SAL | Shift <br> arithmetic <br> left | SAL D,Count | Shift the D left by the number of <br> bit positions equal to Count and <br> fill the vacated bits positions on <br> the right with zeros | OF, CF |
| SHR | Shift logical <br> right | SHR D,Count | Shift the D right by the number <br> of bit positions equal to Count <br> and fill the vacated bits positions <br> on the left with zeros | OF, CF |
| SAR | Shift <br> arithmetic <br> right | SAR D,Count | Shift the D right by the number <br> of bit positions equal to Count <br> and fill the vacated bits positions <br> on the left with the original most <br> significant bit | AF,PF,CF |

### 5.8. Shift Instructions

- The allowed operands for these instructions are shown in the following table:

| Destination | Count |
| :---: | :---: |
| Register | $\mathbf{1}$ |
| Register | $\mathbf{C L}$ |
| Memory | $\mathbf{1}$ |
| Memory | $\mathbf{C L}$ |

娄 The arithmetic right shift will always divide a signed number by 2.

* A logical right shift will always divide an unsigned number by a 2.

类 A left shift will always multiply a number by a 2 .

### 5.8. Shift Instructions



SAR


### 5.8. Shift Instructions

Example: IF AX = 091AH = 000010010001 1010B, What is the result of executing:
a) $\mathrm{SHL} A X, 1$
$A X=0001001000110100 \mathrm{~B}=1234 \mathrm{H}$.
b) SAL AX,1
$A X=0001001000110100 B=1234 \mathrm{H}$.

### 5.8. Shift Instructions

Example: $\mathrm{IF} C L=02 \mathrm{H}$ and $\mathrm{AX}=891 \mathrm{AH}=10001001$ 0001 1010B, What is the result of executing the following instructions:
a) SAR AX,CL

The first shift is $\mathrm{AX}=1100010010001101 \mathrm{~B}, \mathrm{CF}=0$
The second shift is $A X=1110001001000110 B=$ $\mathrm{E} 246 \mathrm{H}, \mathrm{CF}=1$.
b) $\operatorname{SHR}$ AX,CL

The first shift is $\mathrm{AX}=010001001000$ 1101B, CF $=0$
The second shift is $\mathrm{AX}=0010001001000110 \mathrm{~B}=$
$2246 \mathrm{H}, \mathrm{CF}=1$.

### 5.9. Rotate Instructions

The following table shows these instructions

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :--- | :--- | :--- | :--- | :--- |
| ROL | Rotate <br> left | ROL D,Count | Rotate the (D) left by the <br> number of bit positions equal to <br> Count. Each bit shifted out from <br> the leftmost bit goes back into <br> the rightmost bit position. | OF |
| ROR | Rotate <br> right | ROR D,Count | Rotate the (D) right by the <br> number of bit positions equal to <br> Count. Each bit shifted out from <br> the rightmost bit goes back into <br> the leftmost bit position. | OF |
| RCL | Rotate <br> left <br> through <br> carry | RCL D,Count | Same as ROL except carry is <br> attached to (D) for rotation. | OF, CF |
| RCR | Rotate <br> right <br> through <br> carry | RCR D,Count | Same as ROR except carry is <br> attached to (D) for rotation. | OF, CF |

### 5.9. Rotate Instructions

- The allowed operands for these instructions are shown in the following table:

| Destination | Count |
| :---: | :---: |
| Register | $\mathbf{1}$ |
| Register | $\mathbf{C L}$ |
| Memory | $\mathbf{1}$ |
| Memory | $\mathbf{C L}$ |

糈 The difference between the rotate and shift instructions is that bits moved out are not lost but they are reloaded at the other end.

### 5.9. Rotate Instructions



ROR


### 5.8. Rotate Instructions

Example: If $\mathrm{CL}=4 \mathrm{H}, \mathrm{AX}=1234 \mathrm{H}=000100100011$ 0100, What is the result of executing the following instructions:
a) ROL AX,1
b) $\mathrm{RCL} A X, \mathrm{CL}$
c) $\mathrm{RCR} \mathrm{AX}, \mathrm{CL}$
d) ROR AX,1
;AX = 001001000110 1000B, CF = 0
;AX = 010010001101 0000, CF = 0 ;AX = 100100011010 0000, CF = 0 ;AX = 001000110100 0000, CF = 1 ;AX = $0100011010000001, \mathrm{CF}=0$
;AX = 001000110100 0000, CF = 1
;AX = 100100011010 0000, CF = 0
;AX = 010010001101 0000, CF = 0
;AX = 001001000110 1000, CF = 0
;AX = 000100100011 0100, CF = 0

### 5.9. String Comparisons

- String comparison operations allow a section of memory to be compared for a particular value or two sections of memory to be compared for a match or no-match condition.
- The following table shows these instructions:

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :--- | :--- | :--- | :--- | :--- |
| SCASB | Scan | SCASB | (AL)-(DI) changes the flags. | OF,SF,ZF,AF,PF,CF |
| SCASW | Scan | SCASW | (AX)-(DI) changes the flags. | OF,SF,ZF,AF,PF,CF |
| CMPSB | Compare | CMPSB | (SI)-(DI) changes the flags. | OF,SF,ZF,AF,PF,CF |
| CMPSW | Compare | CMPSW | (SI)-(DI) changes the flags. | OF,SF,ZF,AF,PF,CF |

### 5.9. String Comparisons

- In most applications, the string operations must be repeated in order to process arrays of data.
- This is done by inserting a repeat prefix before the instruction that is to be repeated.
- The repeat prefix is shown:

| Prefix | Used With | Meaning |
| :--- | :--- | :--- |
| REPE/REPZ | CMPS, SCAS | Repeat $w h i l e$ not end of string and strings are <br> equal. $C X \neq 0$ or $Z F=1$ |
| REPNE/REPNZ | CMPS, SCAS | Repeat $w h i l e ~ n o t ~ e n d ~ o f ~ s t r i n g ~ a n d ~ s t r i n g s ~ a r e ~ n o t ~$ <br> equal. CX $\neq 0$ or $Z F=0$ |

### 5.9. String Comparisons

级 Example: Trace the following program.
MOV DI, BLOCK ;Load DI by the starting address in the block.

CLD
MOV CX,100H
MOV AL, 0
REPNE SCASB
;Select auto-increment by clear DF.
;Load CX by the block length 256.
;Load AL by 0 .
;Repeat the scan instruction until finding 0 or $\mathrm{CX}=0$.

### 5.9. String Comparisons

楼 Example: Trace the following program.

MOV SI, LINE
;Load SI by the starting address in the source block.

MOV DI, TABLE

MOV CX, 10
CLD
REPE CMPSB
;Load DI by the starting address in the destination block
;Load CX by the block length 10 .
;Select auto-increment by clear DF.
;Repeat the compare instruction if they are equal or until $\mathrm{CX}=0$.


## Lecture_8

## Machine Language Coding

- In this chapter, we will discuss the conversion from assembly language to machine Language.
- Each assembly instruction must be converted to its equivalent machine code instruction.


### 3.1. Introduction

- The machine code should specify:
- What operation is to be performed.
- Whether the operation is performed on byte or word data.
- What operand or operands are to be used.
- Whether the operands are located in registers or a register and memory location.
- If the operand is stored in memory, how its address is to be generated.


### 3.1. Introduction

- The machine code instruction can be encoded in up to 6 bytes.
- Single-byte instructions generally specify a simpler operation with a register or a flag bit.
- Example on single-byte instruction, Complement Carry (CMC) is equivalent to F5H.
- Single Operand : INC DL


### 3.2. General Instruction Format

- Most multibyte instructions use the general instruction format as follows:

| Byte 1 |  |  | Byte2 |  |  | Byte3 | Byte 4 | $\begin{array}{\|l} \text { Byte5 } \\ \hline \text { Low } \\ \text { Data } \\ \hline \end{array}$ | Byte 6 <br> High <br> Data |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | $\begin{aligned} & \text { Low } \\ & \text { DispData } \end{aligned}$ | Hgh Disp/Data |  |  |
| Opoode | D | W | MDD | REG | RM |  |  |  |  |

## 3．2．General Instruction Format

登 Byte 1 contains three kinds of information：
类 Opcode field（6 bits）specifies the operation．
类 Register direction bit（ D bit）specifies whether the register operand specified in byte 2 is the source or destination operand．
－ $\mathrm{D}=1$ if the register is a destination operand．
$\mathrm{D}=0$ if the register is a source operand．
－Data size bit（W）specifies whether the operation will be performed on byte or word．
$\mathrm{W}=0$ for byte．
$\mathrm{W}=1$ for word.

### 3.2. General Instruction Format

| Byte 1 |  |  | Byte 2 |  |  | Byte 3 | Byte 4 | Byte 5LowData | $\begin{aligned} & \hline \text { Byte 6 } \\ & \hline \text { High } \\ & \text { Data } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Low Disp/Data | High <br> Disp/Data |  |  |
| Opcode | D | W | MOD | REG | R/M |  |  |  |  |

- Byte 2 contains three fields.
- The register is used for an operand
- Where the other operand is stored. It can be in either a register or a memory location.


### 3.2.General Instruction Format

- The 3-bit register field (REG) is used to identify the register for an operand (first or second depending on D).
- The register is defined as source or destination by the D bit in byte 1.
- The following table shows the value for the register (REG) field:

| REG | $\mathrm{W}=0$ (Byte) | $\mathrm{W}=1$ (Word) |
| :---: | :---: | :---: |
| 000 | AL | AX |
| 001 | CL | CX |
| 010 | DL | DX |
| 011 | BL | BX |
| 100 | AH | SP |
| 101 | CH | BP |
| 110 | DH | SI |
| 111 | BH | DI |

### 3.2. General Instruction Format

- The 2-bit mode field (MOD) indicates whether the other operand is in a register or memory.
- The following table shows the mode (MOD) field encoding:

| Code | Explanation |
| :--- | :--- |
| 00 | Memory mode, no displacement |
| 01 | Memory mode, 8-bit displacement follows. |
| 10 | Memory mode, 16-bit displacement follows. |
| 11 | Register mode (no displacement). |

### 3.2. General Instruction Format

## The 3-bit register/memory ( $R / M$ ) field specifies the other operand as shown in the following table.

| $\mathrm{MOD}=11$ |  |  | Effective Address Calculation |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/M | $\mathrm{W}=0$ | $\mathrm{~W}=1$ | $\mathrm{R} / \mathrm{M}$ | $\mathrm{MOD}=00$ | $\mathrm{MOD}=01$ | $\mathrm{MOD}=10$ |
| 000 | AL | AX | 000 | $(\mathrm{BX})+(\mathrm{SI})$ | $(\mathrm{BX})+(\mathrm{SI})+\mathrm{D} 8$ | $(\mathrm{BX})+(\mathrm{SI})+\mathrm{D} 16$ |
| 001 | CL | CX | 001 | $(\mathrm{BX})+(\mathrm{DI})$ | $(\mathrm{BX})+(\mathrm{DI})+\mathrm{D} 8$ | $(\mathrm{BX})+(\mathrm{DI})+\mathrm{D} 16$ |
| 010 | DL | DX | 010 | $(\mathrm{BP})+(\mathrm{SI})$ | $(\mathrm{BP})+(\mathrm{SI})+\mathrm{D} 8$ | $(\mathrm{BP})+(\mathrm{SI})+\mathrm{D} 16$ |
| 011 | BL | BX | 011 | $(\mathrm{BP})+(\mathrm{DI})$ | $(\mathrm{BP})+(\mathrm{DI})+\mathrm{D} 8$ | $(\mathrm{BP})+(\mathrm{DI})+\mathrm{D} 16$ |
| 100 | AH | SP | 100 | (SI) | $(\mathrm{SI})+\mathrm{D} 8$ | $(\mathrm{SI})+\mathrm{D} 16$ |
| 101 | CH | BP | 101 | (DI) | $(\mathrm{DI})+\mathrm{D} 8$ | $(\mathrm{DI})+\mathrm{D} 16$ |
| 110 | DH | SI | 110 | Direct Address | $(\mathrm{BP})+\mathrm{D} 8$ | $(\mathrm{BP})+\mathrm{D} 16$ |
| 111 | BH | DI | 111 | (BX) | $(\mathrm{BX})+\mathrm{D} 8$ | $(\mathrm{BX})+\mathrm{D} 16$ |

### 3.2. General Instruction Format

Byte 3 and byte 4 are used to store the displacement or the data.
The low byte is stored first then the high byte is stored.

- Byte 5 and byte 6 are used to store the data if byte 3 and 4 contain the displacement.


### 3.2. General Instruction Format

## - Example 1:

Find the machine code of: MOV BL, AL. If the MOV opcode is 100010.


The first byte has opcode $=100010, \mathrm{D}=1, \mathrm{~W}=0$.
The second byte has: $\mathrm{REG}=011, \mathrm{MOD}=11, \mathrm{R} / \mathrm{M}=000$
MOV BL, $\mathrm{AL}=10001010 \quad 11011000=8 \mathrm{AD} 8 \mathrm{H}$

| Byte 1 |  |  |  | Byte 2 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - |  |  |  |  |  |  |  |  |
| 100010 |  |  | 0 | 11 | 011 |  | 000 |  |

### 3.2. General Instruction Format

- Example 2:

Find the machine code of: ADD AX, [SI]. If the ADD opcode is 000000.


The first byte has opcode $=000000, \mathrm{D}=1, \mathrm{~W}=1$.
The second byte has: $\mathrm{REG}=000, \mathrm{MOD}=00, \mathrm{R} / \mathrm{M}=100$
ADD AX, [SI] $=0000001100000100=0304 \mathrm{H}$

### 3.2. General Instruction Format

- Example 3:

Find the machine code of: XOR CL, [1234]. If the XOR opcode is 001100.

| Byte 1 |  |  | Byte 2 |  |  | Byte 3 | Byte 4 | Byte 5 | Byte 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Low | High | Low | High |
| Opcode | D | W | MOD | REG | R/M | Disp/Data | Disp/Data | Data | Data |

The first byte has opcode $=001100, \mathrm{D}=1, \mathrm{~W}=0$.
The second byte has: $\mathrm{REG}=001, \mathrm{MOD}=00, \mathrm{R} / \mathrm{M}=110$
XOR CL, [1234] = 00110010000011100011010000010010 $=320 \mathrm{E} 3412 \mathrm{H}$

### 3.2. General Instruction Format

- Example 4:

Find the machine code of: ADD [BX][DI]+1234H, AX. If the ADD opcode is 000000.

| Byte 1 |  |  |  | Byte 2 |  |  | Byte 3 | Byte 4 High Disp/Data | $\begin{array}{\|l} \hline \text { Byte 5 } \\ \hline \text { Low } \\ \hline \end{array}$ | $\begin{array}{\|l} \hline \text { Byte } 6 \\ \hline \text { High } \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 碞 |  | Low Disp/Data |  |  |  |
| Opcode |  |  | W | MOD | REG | R/M |  |  | Data | Data |

The first byte has opcode $=000000, \mathrm{D}=0, \mathrm{~W}=1$.
The second byte has: $\mathrm{REG}=000, \mathrm{MOD}=10, \mathrm{R} / \mathrm{M}=001$. 00000001100000010011010000010010

$$
=01813412 \mathrm{H}
$$

### 3.2. General Instruction Format

The drawbacks of this format:

1. The application of sign extension.
2. Not used for the segment register.

- It cannot be used to encode all the instructions.
- Minor modifications must be made to encode few instructions.
- There is a table that can be used to encode all the instruction set.


### 3.3. Instruction Set Table

- It shows all the instructions.
- Example: MOV: Move

| Register/memory <br> to/from register | 100010dw | Mod Reg R/M | Disp-lo | Disp- <br> hi |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Immediate to <br> register/memory | 1100011w | Mod 000 R/M | Disp-lo | Disp- <br> hi | Data | Data <br> if <br> w=1 |
| Immediate to <br> register | 1011 w Reg | Data | Data if <br> w=1 |  |  |  |
| Memory <br> accumulator to | 1010000 w | Addr-lo | Addr-hi |  |  |  |
| Accumulator to <br> memory | $1010001 \mathbf{w}$ | Addr-lo | Addr-hi |  |  |  |
| Register/memory to <br> segment register | 10001110 | Mod 0 SR R/M | Disp-lo | Disp- <br> hi |  |  |
| Segment register to <br> register/memory | $\mathbf{1 0 0 0 1 1 0 0}$ | Mod 0 SR R/M | Disp-lo | Disp- <br> hi |  |  |

### 3.3. Instruction Set Table

- Example:

Find the machine code of:
MOV [BP][DI]+1234h,ABCDH
發From the table:

| Immediate to <br> register/memory | 1100011 w | Mod 000 R/M | Disp-lo | Disp-hi | Data | Data <br> if w $=1$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{W}=1, \mathrm{MOD}=10, \mathrm{R} / \mathrm{M}=011$
The machine code $=$
110001111000001100110100000100101100110110101011
$=\mathrm{C} 7833412 \mathrm{CD}$ AB H.

### 3.3. Instruction Set Table

## . Examples:

## Add=Addition

$\left.$| Register to either <br> Reg/memory | 000000 d w | Mod Reg <br> R/M | Disp-lo | Disp- <br> hi |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Immediate <br> register/memory to | $\mathbf{1 0 0 0 0 0} \mathbf{~ w}$ | Mod <br> R/M | $\mathbf{0 0 0}$ | Disp-lo | Disp- <br> hi | Data | | Data if |
| :--- |
| $\mathbf{s , w}=\mathbf{0 1}$ | \right\rvert\,

DEC: Decrement

| Register/memory | $\mathbf{1 1 1 1 1 1 1} \mathbf{~}$ | Mod 001 R/M | Disp-lo | Disp-hi |
| :--- | :--- | :--- | :--- | ---: |
| Register | $\mathbf{0 1 0 0 1}$ Reg |  |  |  |

INC: Increment

| Register/memory | $\mathbf{1 1 1 1 1 1 1} \mathbf{~}$ | Mod 000 R/M | Disp-lo | Disp-hi |
| :--- | :--- | :--- | :--- | ---: |
| Register | $\mathbf{0 1 0 0 0}$ Reg |  |  |  |

### 3.3. Instruction Set Table

## The following table shows 1-bit field and their functions

| Field | Value | Function |
| :--- | :--- | :--- |
| S | 0 | No Sign Extension |
| S | 1 | Sign extend 8-bit immediate data to 16 bits if W = 1 |
| V | 0 | Shift/Rotate count is one. |
| V | 1 | Shift/Rotate count is specified in CL register. |
| Z | 0 | Repeat/Loop while zero flag is clear. |
| Z | 1 | Repeat/Loop while zero flag is set. |

### 3.3. Instruction Set Table

- The instructions that involve segment register need a 2-bit field to encode these registers.
- This field is called the SR field.
- They are defined as shown in the following table.

| Register | SR |
| :--- | :--- |
| ES | 00 |
| CS | 01 |
| SS | 10 |
| DS | 11 |

### 3.3. Instruction Set Table

- Example:

Find the machine code of:
MOV [BP][DI]+1234h,DS
發From the table:

| Segment register to <br> register/memory | 10001100 | Mod 0 SR R/M | Disp-lo | Disp- <br> hi |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{Mod}=10, \mathrm{SR}=11, \mathrm{R} / \mathrm{M}=011$
The machine code $=10001100100110110011010000010010$

$$
=8 \mathrm{C} 9 \mathrm{~B} 3412 \mathrm{H} .
$$

### 3.3. Instruction Set Table

Example: Encode the following Program
MOV AX,1020H
MOV DS,AX
MOV SI,100H
MOV DI,120H
MOV CX,10H
AGAIN: MOV AH,[SI]
MOV [DI],AH
INC SI
INC DI
DEC CX
JNZ AGAIN

### 3.3. Instruction Set Table

| Label | Memory location | Assembly <br> Instruction | Machine Code |
| :--- | :--- | :--- | :--- |
| AGAIN | $200,201,202$ | MOV AX,1020H | B82010 |
|  | 203,204 | MOV DS,AX | 8ED8 |
|  | $205,206,207$ | MOV SI,100H | BE0001 |
|  | $208,209,20 \mathrm{~A}$ | MOV DI,120H | BF2001 |
|  | $20 \mathrm{~B}, 20 \mathrm{C}, 20 \mathrm{D}$ | MOV CX,10H | B91000 |
|  | $20 \mathrm{E}, 20 \mathrm{~F}$ | MOV AH,[SI] | 8 A24 |
|  | 210,211 | MOV [DI],AH | 8825 |
|  | 212 | INC SI | 46 |
|  | 213 | INC DI | 47 |
|  | 214 | DEC CX | 49 |
|  | 215,216 | JNZ AGAIN | 75 F 7 |



## Lecture_9

### 2.10. Port Addressing

## It is used with the IN and OUT instructions

 to access input and output ports.There are two types:

- Direct addressing
- Indirect addressing


### 2.10. Port Addressing

## Direct Addressing:

- The port number is given directly.
- Example: IN AL, 15H
- This stands for "input the data from the bytewide input port at address 15 H of the I/O address space to register AL"


### 2.10. Port Addressing

## Indirect Addressing:

- The port number is stored in register DX
- Example: IN AL,DX
- This stands for "input the data from byte-wide input port whose address is specified by the contents of register DX to register AL".


### 2.11. Program Memory Addressing

## Modes

- These modes are used with the JMP and CALL instructions.

They can be divided into:

- Direct
- Relative
- Indirect


### 2.12. Stack Memory

- It is used to:
- Hold data temporarily.
- Stores return addresses from subroutines.
- It is a LIFO (last-in, first-out) memory.
- Data are stored using PUSH or CALL.
- Data are removed using POP or RET.
- Two important registers are used in the stack:
- SS (stack segment) points to the beginning of the stack.
- SP (Stack Pointer) points to the top of the stack.


### 2.12. Stack Memory

## How to Store a word to the stack:

- The high-order byte is placed in the location addressed by SP - 1 .
- The low-order byte is placed in the location addressed by SP - 2 .
- Decrement SP by 2.


### 2.12. Stack Memory

Example: PUSH AX
where $A X=1234 \mathrm{H}, \mathrm{SS}=3000 \mathrm{H}, \mathrm{SP}=\mathrm{FFFEH}$


After Execution:SP = FFFC

### 2.12. Stack Memory

How to remove a word from the stack:

- The low-order byte is removed from the location addressed by SP.
- The high-order byte is removed from the location addressed by $\mathrm{SP}+1$.
- Increment SP by 2.


### 2.12. Stack Memory

## Example: POP AX

 where SS $=3000 \mathrm{H}, \mathrm{SP}=\mathrm{FFFCH}$

After Execution: $\mathrm{AX}=1234$ and $\mathrm{SP}=\mathrm{FFFE}$

## Chapter 6.

## Program Control Instructions

- In this chapter, we will discuss the program control instructions.
- They include: JMP and subroutines.


### 6.1. Flag Control Instructions

- These instructions affect the state of the flags.
- The following table shows these instructions.

| Mnemonic | Meaning | Format | Operation | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { Flags } \\ \text { affected } \end{array} \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: |
| CLC | Clear CF | CLC | (CF) $\leftarrow 0$ | CF |
| STC | Set CF | STC | $(\mathrm{CF}) \leftarrow 1$ | CF |
| CMC | Complement CF | CMC | $(\mathrm{CF}) \leftarrow \overline{\text { (CF) }}$ | CF |
| CLI | Clear IF | CLI | (IF) $\leftarrow 0$ | IF |
| STI | Set IF | STI | (IF) $\leftarrow 1$ | IF |
| CLD | Clear DF | CLD | (DF) $\leftarrow 0$ | DF |
| STD | Set DF | STD | (DF) $\leftarrow 1$ | DF |

### 6.2. Jump Instructions

- It is used to skip over sections of a program to any part of the program.
- The jump alters the execution path of instructions in the program.
- Program execution is not intended to return to the next sequential instruction after the jump instruction.


### 6.2. Jump Instructions

- CS and IP keep track of the next instruction to be executed.
- The jump instruction involves altering the contents of these registers (CS and IP).
- Thus, execution continues at an address other than that of the next sequential instruction.
- There are two different types of jump instructions:
- Unconditional
- Conditional


### 6.2. Jump Instructions

In an unconditional jump,

- No status requirements or conditions are imposed for the jump to occur.
- As the instruction is executed, the jump takes place to change the execution sequence.
- In a conditional jump,
- If the status conditions exist, the jump instruction is executed.
- Otherwise, execution continues with the next sequential instruction of the program.
- The condition depends on the status flags such as CF, PF, OF, SF, ZF.


### 6.2.1. Unconditional Jump

## The unconditional jump instruction is given as:

| Mnemonic | Meaning | Format | Operation | Flags <br> affected |
| :--- | :--- | :--- | :--- | :--- |
| JMP | Unconditional <br> jump | JMP Operand | Jump is initiated to the <br> address specified by the <br> operand | None |

- The allowed operands are:

| Operands |
| :--- |
| Short-Label |
| Near-Label |
| Far-Label |
| Memory Pointer 16 |
| Register Pointer 16 |
| Memory Pointer 32 |



## Lecture_10

### 6.2.1. Unconditional Jump

绻 There are two basic kinds of unconditional jumps:

- Intrasegment (Short and Near jump)
- Intersegment (Far jump)


## 6．2．1．Unconditional Jump

俭 Intrasegment jump is limited to addresses within the current code segment．

数 It is achieved by modifying the value of IP only．
联 It is divided into short and near．

䜤 Intersegment jump is used to addresses outside the current code segment．
卷 This type is achieved by modifying the value in CS and IP registers．

## 6．2．1．Unconditional Jump

棬 The machine codes of the unconditional jump：

| Short JMP | OPCODE（EBH） | DISP |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Near JMP | OPCODE（E9H） | IP Low | IP High |  |  |
| Intersegment JMP | OPCODE（EAH） | IP Low | IP High | CS Low | CS High |

棬 Short jump allows jumps or branches to memory locations within +127 and -128 bytes from memory location following the jump．
俭 Near jump allows jumps or branches to memory locations within +32 K and -32 K bytes from memory location following the jump．

### 6.2.1. Unconditional Jump

發 Example: What is the content of the IP register after the JMP instruction?
a) JMP 04

Before Execution: $\mathrm{CS}=1000 \mathrm{H}, \mathrm{IP}=0002 \mathrm{H}$
After the execution of JMP:
New IP $=\mathrm{IP}+04 \mathrm{H}=0006 \mathrm{H}$
b) JMP 200 DH

Before Execution: $\mathrm{CS}=1000 \mathrm{H}, \mathrm{IP}=200 \mathrm{BH}$
After the execution of JMP: New IP $=200 \mathrm{DH}$

### 6.2.1. Unconditional Jump

癹 Example: What is the content of the IP register after the JMP instruction?
c) JMP A300:0127

Before Execution: $\mathrm{CS}=1000 \mathrm{H}, \mathrm{IP}=0002 \mathrm{H}$
After the execution of JMP:
New CS $=\mathrm{A} 300 \mathrm{H}, \quad$ New $\mathrm{IP}=0127 \mathrm{H}$

### 6.2.1. Unconditional Jump

癹 Example: What is the content of the IP register after the JMP instruction?
d) JMP [BX]
$\mathrm{CS}=0 \mathrm{CDEH}, \mathrm{BX}=1000 \mathrm{H}, \mathrm{DS}=1000 \mathrm{H}$
$\mathrm{IP}=0102 \mathrm{H}$

| Address | Contents |
| :--- | :--- |
| 11002 | F2 |
| 11001 | $\mathbf{0 2}$ |
| 11000 | 00 |

After the execution of JMP:
New IP $=0200 \mathrm{H}$
$\mathrm{PA}=\mathrm{CS} \times 10+\mathrm{IP}=0 \mathrm{CDE} 0+0200=0 \mathrm{CFE} 0 \mathrm{H}$

### 6.2.1. Unconditional Jump

癹 Example: What is the content of the IP register after the JMP instruction?
d) JMP DWORD PTR[BX]
$\mathrm{CS}=0 \mathrm{CDEH}, \mathrm{BX}=1000 \mathrm{H}, \mathrm{DS}=1000 \mathrm{H}$
$\mathrm{IP}=0102 \mathrm{H}$

| Address | Contents |
| :--- | :--- |
| 11000 | $\mathbf{0 0}$ |
| 11001 | $\mathbf{0 2}$ |
| 11002 | $\mathbf{1 0}$ |
| 11003 | $\mathbf{0 A}$ |

After the execution of JMP:
New IP $=0200 H$, New CS $=0 \mathrm{~A} 10 \mathrm{H}$

### 6.2.2. Conditional Jump

- The conditional jump instruction is given as:

| Mnemonic | Meaning | Format | Operation | Flags <br> affected |
| :--- | :--- | :--- | :--- | :--- |
| Jcc | conditional <br> jump | Jcc Operand | If the specified condition cc is <br> true the jump to the address <br> specified by the operand is <br> initiated; Otherwise the next <br> instruction is executed. | None |

䉼 Conditional jumps are all short jumps.
糈 The range of the jump is always within +127 to 128 bytes from the address of the next instruction.

### 6.2.2. Conditional Jump

A list of conditional jump is given as:

| Opcode | Condition Tested | Function |
| :---: | :---: | :---: |
| JA/JNBE | CF $=0$ and $\mathrm{ZF}=0$ | Jumps above/jumps not below or equal to |
| JAE/JNB | CF $=0$ | Jumps above or equal to/jumps not below |
| JB/JNAE | $\mathrm{CF}=1$ | Jumps below/jumps not above or equal to |
| JBE/JNA | CF = 1 or $\mathrm{ZF}=1$ | Jumps below or equal to/jumps not above |
| JC | CF $=1$ | Jumps carry set |
| JE/JZ | ZF $=1$ | Jumps equal/ jumps 0 |
| JG/JNLE | OF = ZF and SF | Jumps greater/jumps not less than or equal to |
| JGE/JNL | $\mathbf{S F}=\mathbf{O F}$ | Jumps greater than or equal to/jumps not less than |
| JL/JNGE | SF = OF | Jumps less than/jumps not greater than or equal to |
| JLE/JNG | $\mathrm{Z}=1$ or $\mathrm{S}=0$ | Jumps less than or equal to/jumps not greater than |
| JNC | CF $=0$ | Jumps no carry |
| JNE/JNZ | $\mathbf{Z F}=0$ | Jumps not equal to/jumps not 0 |
| JNO | OF = 0 | Jumps no overflow |
| JNP/JPO | $\mathbf{S F}=0$ | Jumps no parity/jumps parity odd |
| JNS | PF $=0$ | Jumps no sign (positive) |
| JO | $\mathrm{OF}=1$ | Jumps on overflow |
| JP/JPE | PF $=1$ | Jump parity/jumps parity even |
| JS | SF $=1$ | Jumps sign (negative) |
| JCXZ | CX $=0$ | Jumps if CX = 0 |

### 6.2.2. Conditional Jump

- Example 1: Trace the following program

CMP AX,BX ;The result of AX-BX affects the flags
JB DIFF2 ;Jump if Below ( $\mathrm{CF}=1$ )
DIFF1 MOV DX,AX ;DX = AX
SUB DX,BX $\quad$;DX $=A X-B X$ affects the $C F$
JMP DONE
DIFF2 MOV DX,BX
;DX = BX
SUB DX,AX ;DX = BX - AX affects the CF.
DONE NOP
This program tests whether $\mathrm{AX}<\mathrm{BX}$ or not.
If $A X>B X, D X=A X-B X$
If $\mathrm{AX}<\mathrm{BX}, \mathrm{DX}=\mathrm{BX}-\mathrm{AX}$

### 6.2.2. Conditional Jump

- Example 1: Trace the following program SCAN: MOV DI,OFFSET TABLE ;Load DI by the address of the first byte in array TABLE
MOV CX,100
MOV AL, OAH
CLD
REPNE SCASB
JCXZ NOT_FOUND
NOT_FOUND -------
This program scans a table of 100 bytes for a 0 AH .


### 6.3. Loop Instructions

- There are two different types of loop instructions:
- Unconditional
- Conditional loop.
- The unconditional loop (LOOP) instruction is a combination of the conditional jump and the decrement of CX instructions.
- It will decrement the contents of register CX.
- If CX is not 0 , jump to the label associated with loop.
- If CX becomes a 0 , the next sequential instruction in the program is executed.


### 6.3. Loop Instructions

- The conditional loop instructions include LOOPE/LOOPZ, LOOPNE/LOOPNZ.
- They work as LOOP instruction except that they check for two conditions: the contents of both CX and ZF flag.
- If CX is not 0 and the ZF condition is satisfied, jump to the label associated with loop.
- If CX is 0 or the ZF condition is not satisfied, the next sequential instruction in the program is executed.


### 6.3. Loop Instructions

- The following table shows the loop instructions

| Mnemonic | Meaning | Format | Operation | Flags <br> affected |
| :--- | :--- | :--- | :--- | :--- |
| LOOP | Loop | LOOP Short-label | (CX) $\leftarrow(C X)-1$ <br> Jump is initiated to location <br> defined by short label if $(C X) \neq 0 ;$ <br> Otherwise, execute next sequential <br> instruction | None |
| LOOPE/ <br> LOOPZ | Loop while <br> equal/Loop <br> while zero | LOOPE/LOOPZ Short-label | (CX) $\leftarrow(C X)-1$ <br> Jump to location defined by short <br> label if (CX) $=0$ and (ZF) $=1 ;$ <br> Otherwise, execute next sequential <br> instruction | None |
| LOOPNE/ <br> LOOPNZ | Loop while <br> not equal/ <br> Loop while <br> not zero | LOOPNE/LOOPNZ <br> label | Short- | (CX) $\leftarrow(C X)-1$ <br> Jump to location defined by short <br> label if (CX) $\neq 0$ and (ZF) $=0 ;$ <br> Otherwise, execute next sequential <br> instruction |

### 6.3. Loop Instructions

- Example 1: Trace the following program: MOV CX, 05 ;Load the counter CX = 5
MOV DX, 00 ;Load DX by zero
AGAIN: NOP ;No operation (Just Waiting)
INC DX ;Increment DX by 1
LOOP AGAIN ;Go to AGAIN until CX $=0$.
* This program increment the value of DX five times

$$
\mathrm{DX}=5 \text { and } \mathrm{CX}=0
$$

### 6.3. Loop Instructions

- Example 2: Trace the following program:
MOV DL,05 ;Load DL by 05H

MOV AX,OAOOH ;Load AX by OAOOH
MOV DS,AX ;Initialize the DS =AX
MOV SI,0200H ;Initialize SI by 0200H
MOV CX, OFH ;Load CX = 15
AGAIN: INC SI ;Increment SI by 1
CMP [SI],DL ;[SI]-DL affect the ZF
LOOPNE AGAIN ;Repeat this
comparison loop until $\mathrm{CX}=0$ or $\mathrm{ZF}=1$.

### 6.3. Loop Instructions

- It compares a block of data pointed to by SI to DL.
- The data stored at the memory location starting at address DS:0200 are: 4, 6, 3, 9, 5, 6, D, F, 9, BA, AB, 32, E9, 4C, F7, 80,..
- The length of the block is 15 numbers.
$1^{\text {st }}$ loop: compare 4 and $5, \mathrm{ZF}=0, \mathrm{SI}=0200, \mathrm{CX}=0 \mathrm{E}$
$2^{\text {nd }}$ loop: compare 6 and $5, Z F=0, S I=0201, C X=0 D$
$3^{\text {rd }}$ loop: compare 3 and $5, \mathrm{ZF}=0, \mathrm{SI}=0202, \mathrm{CX}=0 \mathrm{C}$
$4^{\text {th }}$ loop: compare 9 and $5, \mathrm{ZF}=0, \mathrm{SI}=0203, \mathrm{CX}=0 \mathrm{~B}$
$5^{\text {th }}$ loop: compare 5 and $5, \mathrm{ZF}=1, \mathrm{SI}=0204, C X=0 \mathrm{~A}$
The loop is terminated.


### 6.4. Subroutines

- The subroutine is a very important part of any computer's software architecture.
- It is a group of instructions that performs a given task.
- It is used many times by the program but need to be stored once in the memory.
- This saves memory space and makes the task of programming much simpler because it takes less time to code a program.
- The disadvantage of a subroutine is that the computer takes a small additional time to link to the subroutine (CALL) and return from it (RET).


## Lecture_11

### 6.4. Subroutines

- The subroutine is a very important part of any computer's software architecture.
- It is a group of instructions that performs a given task.
- It is used many times by the program but need to be stored once in the memory.
- This saves memory space and makes the task of programming much simpler because it takes less time to code a program.
- The disadvantage of a subroutine is that the computer takes a small additional time to link to the subroutine (CALL) and return from it (RET).


### 6.4. Subroutines

- The stack is used to store the return address so that the subroutine may return to the program at the point after the CALL instruction in the program.
- The subroutine is called a procedure as it would be in a higher-level language.
- There are two basic instructions: CALL and RET.


### 6.4. Subroutines

## These instructions are as shown:

| Mnemonic | Meaning | Format | Operation | Flags <br> affected |
| :--- | :--- | :--- | :--- | :--- |
| CALL | Call <br> subroutine | CALL <br> Operand | Execution continues from the address of <br> the subroutine specified by the operand. <br> Information required to return back to <br> the main program such as IP and CS is <br> saved on the stack. | None |
| RET | Return | RET or <br> RET <br> operand | Return to the main program by restoring <br> IP (and CS for far-procedure). If <br> operand is present, it is added to the <br> content of SP. | None |

### 6.4. Subroutines

- The operands of the CALL are as shown:

| Operands |
| :--- |
| Near-procedure |
| Far-procedure |
| Memory pointer (16 bits) |
| Register pointer (16 bits) |
| Memory pointer (32 bits) |

- The operands of the RET are as shown:

| Operands |
| :--- |
| None |
| Displacement (16 bits) |

## 6．4．Subroutines

糈 CALL instruction transfers the flow of a program to a procedure．
类 CALLs differ from JUMPs because they save the contents of IP on the stack if the CALL is near or IP and CS on the stack if it is far．
联 They are divided into：
發 Near CALL
發 Far CALL

### 6.4. Subroutines

- Near CALL instruction is 3 bytes long and its second and third bytes contain the offset location of the near procedure.
- It causes the jump to the subroutine.
- It also pushes the IP register onto the stack.
- Because the IP register contains the address of the next instruction to be executed.


### 6.4. Subroutines

- Far CALL instruction is 5 bytes long.
- Bytes 2 and 3 contain the IP of the subroutine and bytes 4 and 5 contain the new code segment (CS) value for the subroutine.
- It causes the jump to the subroutine.
- It also pushes both the IP and the CS registers onto the stack.
- Because the IP and CS registers contain the address of the next instruction to be executed, the return address is pushed onto the stack.


### 6.4. Subroutines

- RET instruction removes either a 16-bit number (near return) from the stack and places it in the IP or a 32-bit number (far return) and places it in IP and CS.
- When IP or IP and CS are changed, the location is changed to the address of the instruction that immediately follows the most recent CALL to a procedure.
- There is another form of the RET instruction. This form allows a number added to the contents of the stack pointer (SP) before the return.


### 6.4. Subroutines

- PROC is used to indicate the start of a procedure (subroutine), the name of the procedure and the type of CALL and RET instructions used by the assembler.
- The name of the subroutine can be any valid assembly language name.
- The type can be near (intrasegment) or far (intersegment) depending on whether the procedure is located within the code segment or some distance from it.
- ENDP is used to indicate the end of the procedure and the name of that procedure.


### 6.4. Subroutines

- Example 1: What is the result of executing: CALL 1002H
- Before execution:
$C S=1000 \mathrm{H}, \mathrm{IP}=0003 \mathrm{H}$, SS = A000H, SP = FFFFH
- After the execution:
$C S=1000 \mathrm{H}, \mathrm{IP}=1002 \mathrm{H}$, SS = A000H, SP = FFFDH


### 6.4. Subroutines

- What is the result of executing the following a) RET

Before execution:
$C S=1000 \mathrm{H}, \mathrm{IP}=1006 \mathrm{H}, \mathrm{SS}=\mathrm{A} 000 \mathrm{H}, \mathrm{SP}=\mathrm{FFFDH}$
After the execution:
$\mathrm{CS}=1000 \mathrm{H}, \mathrm{IP}=0003 \mathrm{H}, \mathrm{SS}=\mathrm{A} 000 \mathrm{H}, \mathrm{SP}=\mathrm{FFFFH}$
b) RET 4

It adds a 4 to the SP before removing IP from the stack.

### 6.4. Subroutines

- Example 3: Trace the following program: MOV SI, OFFSET COMPUTE ;Load SI by the compute CALL [SI] ;Call procedure addressed by SI

COMPUTE PROC NEAR ;Procedure is of type near call PUSH DX ;Push DX to the stack MOV DX,AX ;Move AX to DX IN AX, DATA ;Load AX by the input port DATA OUT PORT,AX ;Output (AX) to the output port PORT MOV AX, DX ;Restore the content of (AX)
POP DX ;Pop (DX) from the stack
RET ;Return to the next instruction
COMPUTE ENDP ;End the procedure

## Lecture_12

### 6.5. Interrupts

- An interrupt can be:
- Hardware-generated subroutine call(externally derived)
- Software-generated subroutine call (internally derived).
- It interrupts the program currently executing by calling the interrupt service subroutine.
- Software interrupt are special types of call instructions in the 8086/8088 microprocessor.


### 6.5.1. Interrupt Vectors

- An interrupt vector is a 4-byte number stored in the first 1024 bytes of the memory ( $00000 \mathrm{H}-003 \mathrm{FFH}$ ).
- There are 256 interrupt vectors.
- They are used for either hardware or software.
- Each vector contains the address of the interrupt service subroutine, called interrupt.
- The first 2 bytes of the vector contain the number that is loaded into IP register and the next 2 bytes contain the number that is loaded into the CS register in response to an interrupt.


### 6.5.1. Interrupt Vectors

Interrupt vector table
Interrupt Vector 255

### 6.5.1. Interrupt Vectors

- The interrupt vector map is as shown:

| Number | Address | Function |
| :---: | :---: | :---: |
| 0 | $\mathbf{0 H - 3 H}$ | Divide error |
| 1 | $\mathbf{4 H - 7 H}$ | Single step |
| 2 | $\mathbf{8 H - B H}$ | NMI (hardware interrupt) |
| 3 | CH-FH | Breakpoint |
| 4 | $\mathbf{1 0 H - 1 3 H}$ | Interrupt on overflow |
| $5-31$ | $\mathbf{1 4 H - 7 F H}$ | Reserved for future use |
| $\mathbf{3 2 - 2 5 5}$ | $\mathbf{8 0 H - 3 F F H}$ | User interrupts |

### 6.5.1. Interrupt Vectors

| Number | Address | Microprocessor | Function |
| :--- | :--- | :--- | :--- |
| 0 | $0 \mathrm{H}-3 \mathrm{H}$ | All | Divide error |
| 1 | $4 \mathrm{H}-7 \mathrm{H}$ | All | Aingle-step |
| 2 | $8 \mathrm{H}-\mathrm{BH}$ | All | NMI pin |
| 3 | $\mathrm{CH}-\mathrm{FH}$ | All | Breakpoint |
| 4 | $10 \mathrm{H}-13 \mathrm{H}$ | All | Interrupt on overflow |
| 5 | $14 \mathrm{H}-17 \mathrm{H}$ | $80186-$ Pentium Pro | Bound instruction |
| 6 | $18 \mathrm{H}-1 \mathrm{BH}$ | $80186-$ Pentium Pro | Invalid opcode |
| 7 | $1 \mathrm{CH}-1 \mathrm{FH}$ | $80186-$ Pentium Pro | Coprocessor emulation |
| 8 | $20 \mathrm{H}-23 \mathrm{H}$ | $80386-$ Pentium Pro | Double fault |
| 9 | $24 \mathrm{H}-27 \mathrm{H}$ | 80386 | Coprocessor segment overrun |
| A | $28 \mathrm{H}-2 \mathrm{BH}$ | $80386-$ Pentium Pro | Invalid task state segment |
| B | $2 \mathrm{CH}-2 \mathrm{FH}$ | $80386-$ Pentium Pro | Segment not present |
| C | $30 \mathrm{H}-33 \mathrm{H}$ | $80386-$ Pentium Pro | Stack fault |
| D | $34 \mathrm{H}-37 \mathrm{H}$ | $80386-$ Pentium Pro | General protection fault (GPF) |
| E | $38 \mathrm{H}-3 \mathrm{BH}$ | $80386-$ Pentium Pro | Page fault |
| F | $3 \mathrm{CH}-3 \mathrm{FH}$ | - | Reserved |
| 10 | $40 \mathrm{H}-43 \mathrm{H}$ | $80286-$ Pentium Pro | Floating-point error |
| 11 | $44 \mathrm{H}-47 \mathrm{H}$ | 80486 SX | Alignment check interrupt |
| 12 | $48 \mathrm{H}-4 \mathrm{FH}$ | Pentium/Pentium Pro | Machine check exception |
| $13-1 \mathrm{~F}$ | $50 \mathrm{H}-7 \mathrm{FH}$ | - | Reserved |
| $20-$ FF | $80 \mathrm{H}-3 \mathrm{FFH}$ | - | User interrupts |

### 6.5.2. Interrupt Instructions

- The 8086/8088 has three different interrupt instructions available to the programmer:

INT, INTO and INT 3.

- There are 256 different software interrupt (INT) instructions available to the programmer.
- Each INT instruction has a numeric operand whose values ranges from 0 to 255.
- Each instruction is 2 bytes long, except INT 3 that is 1-byte software interrupt instruction.


### 6.5.2. Interrupt Instructions

- A software interrupt instruction (INT N) is executed as

1) It pushes the flags onto the stack.
2) It clears the I and T flags.
3) It pushes CS onto the stack.
4) It fetches the new CS location from the vector table.
5) It pushes IP onto the stack.
6) It fetches the new IP location from the vector table.
7) It jumps to this new location.

### 6.5.2. Interrupt Instructions

- The INT 3 is a 1-byte long instruction.
- Vector number 3 is called breakpoint interrupt.
- It is easy for the programmer to insert a 1-byte instruction at any point in the software.
- The software at the INT 3 interrupt service subroutine displays all the registers and waits.
- It can be used to debug a faulty program.


### 6.5.2. Interrupt Instructions

- Interrupt on overflow (INTO) is a conditional interrupt instruction.
- If the overflow flag (OF) is set and the INTO instruction is encountered in a program, the subroutine whose address is stored at vector 4 will be called.
- IF OF is clear and INTO instruction is encountered, no interrupt will be called.
- The INTO instruction is most widely used following signed arithmetic to detect overflow error condition.
- It appears after every addition and subtraction.


### 6.5.2. Interrupt Instructions

- The interrupt return instruction (IRET) is used with the software or hardware interrupt.
- IRET is executed as follows:

1) It pops stack data into IP.
2) It pops stack data back into CS.
3) It pops stack data back into the flags.

- Whenever the IRET pops the flag back into the flag register, the prior contents of IF and TF are restored.


### 6.5.2. Interrupt Instructions

- Example: Write an interrupt that add the contents of DI, SI, BP and BX and save the result in AX. Each time this function is required, an INT 50 instruction is used to call it.

ADDEM: ADD AX,BX
ADD AX,SI
ADD AX,DI
ADD AX,BP
IRET
;Set up vector address ORG 000C8H
;Set the program at address 200=C8H

### 6.5.3. Interrupt Control

- There are two instructions used to control the hardware interrupt structure:
- Set interrupt flag (STI)
- Clear interrupt flag (CLI).
- When the IF $=0$, the INTR pin is disabled.
- When the IF = 1 , INTR is enabled.


### 6.6. Miscellaneous Instructions

- These instructions provide control of the carry bit, sample the TEST pin and perform various other functions.
- Most of these instructions are used in hardware control.
- These instructions include:
- Controlling the Carry Flag Bit (CF)
- WAIT
- HLT
- NOP
- LOCK Prefix
- ESC


### 6.6.1. WAIT

- WAIT instruction tests the hardware pin
- This pin is used to test a variety of external hardware events.
- If this pin is a logic 1 , the 8086/8088 will become idle and wait for it to become a logic 0 .


### 6.6.2. HLT

- HLT stops the execution of software.
- There are only two ways to execute a halt:
- By interrupt
- By a hardware system reset.


### 6.6.3. NOP

- When the microprocessor encounters a NOP, it takes 3 clocking periods to execute.
- NOP is used in time delay software.
- In machine language programs, it is advisable for the programmer to leave patch areas every 50 bytes in case the program needs modification in the future.
- These patch areas normally contain NOP instructions so that the program's operation will not affected by these patch areas.


### 6.6.4.LOCK Prefix

- The LOCK prefix is a byte placed before any $8086 / 8088$ instruction to inhibit external coprocessor in the system from gaining access to system buses.


### 6.6.5. ESC

- ESC is an opcode for an external coprocessor.
- ESC passes information to the 8087 arithmetic coprocessor.
- Whenever the escape instruction is executed, the 8086/8088 performs a NOP and the external coprocessor receives a 6-bit opcode encoded in the ESC instruction.
- The ESC instruction accesses a memory location so that the coprocessor can read or write data if necessary.


## Sample Print-Program



## Lecture_13

## Part II: 8086/8088 Hardware

## Chapter 1: 8086/8088 Hardware Specifications

- This chapter will discuss:
- The pin functions of both 8086 and $8088 \mu \mathrm{Ps}$.
- Clock Generator.
- Bus buffering
- Bus latching
- Timing
- Wait states
- Minimum and maximum mode operations.


### 1.2.Pinouts and the Pin Functions


(a)

(b)

### 1.2.1. The Pinout

- Both processors are packaged in 40-pin dual inline packages (DIPs).
- The differences between the two microprocessors are:

1. The 8086 has 16 -bit data bus $\left(A D_{0}-A D_{15}\right)$, but the 8088 has 8 -bit data bus $\left(A D_{0}-A D_{7}\right)$.
2. In the 8088 , pin 34 is an $\overline{S S 0}$, while on the 8086, it is a $\overline{B H E} / \mathrm{S7}$
3. The 8086 has $M / \overline{I O}$, but the 8088 has $I O / \bar{M}$

### 1.2.2. Power Supply Requirements

- Both microprocessors require +5 V with a supply voltage tolerance $\pm 10 \%$.
- 8086 draws a maximum supply current of 360 $\mathrm{mA}, 8088$ draws a maximum supply current of 340 mA .
- Both microprocessors operate in ambient temperature between $32^{\circ} \mathrm{F}$ and $180^{\circ} \mathrm{F}$.
- Extended temperature-range versions are available.
- There is a CMOS version (80C86/80C88):
- It requires a very low supply current ( 10 mA ).
- It has an extended temperature range ( $-40^{\circ} \mathrm{F}$ to $225^{\circ} \mathrm{F}$ ).


### 1.2.3. DC Characteristics

- To select the proper interface components, the following characteristics are very important:
- Input characteristics.
- Output characteristics.

| Input Characteristics |  |  | Output Characteristics |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Level | Voltage | Current | Logic Level | Voltage | Current |
| 0 | 0.8 V max | $10 \mu \mathrm{~A}$ max | 0 | 0.45 V max | 2.0 mA max |
| 1 | 2.0 V min | $10 \mu \mathrm{~A}$ max | 1 | 2.4 V min | $-400 \mu \mathrm{~A}$ max |

类 Standard logic gates have a maximum logic 0 output voltage of 0.4 V , and the $8086 / 8088$ has a maximum of 0.45 V .

That may result in more loads on the connection.

### 1.2.4. 8086 Pin Functions



### 1.2.4. 8086 Pin Functions

Vcc: The $+5 \mathrm{~V}, \pm 10 \%$ power supply pin. GND: The ground connection, two pins.
CLK (clock): It provides the basic timing.
$A D_{0}-\mathrm{AD}_{15}$ : Multiplexed address (ALE=1)/data bus (ALE=0).
5. A16/S3-A19/S6 (multiplexed Address/Status): They carry the address during ALE and the status for the remainder cycle.

1. S 6 is always 0 .
2. S5 indicates the condition of the IF.
3. S4 and S3 refer to the used segment.

| S4 | S3 | Function |
| :--- | :--- | :--- |
| 0 | 0 | ES |
| 0 | 1 | SS |
| 1 | 0 | CS or No segment |
| 1 | 1 | DS |

### 1.2.4. 8086 Pin Functions

$\overline{R D}$ (Read): It becomes logic 0 , when the data bus receives (reads) data from the memory or I/O port.
$\overline{W R}$ Write: It becomes logic 0 , when the data bus drives (writes) data to the memory or I/O port.
8. ALE (Address Latch Enable): When it is logic 1, the address/data bus contains a memory or I/O address. $D T / \bar{R}$ (Data Transmit/Receive): It is used to control the direction of the data bus transmitting/receiving data.
10. $\overline{D E N}$ (Data bus Enable): When it is logic 0, the address/data bus contains a memory or I/O data

### 1.2.4. 8086 Pin Functions

11. $\overline{T E S T}$ (test): If it is logic 0 , the program will be executed. If it becomes a logic 1 , WAIT will wait for it to become 0 .
12. READY: It is logic 1 so the instructions are executed without wait states. If it is logic 0 , the wait state will be inserted.
13. NMI (Nonmaskable Interrupt): When it becomes logic 1, INT 2 will be called at the end of the current instruction.
14. INTR (Interrupt Request): If INTR is held high during IF $=1$, the 8086/8088 enters into an interrupt acknowledge cycle after the current instruction is completed.
$\overline{I N T A}$ (Interrupt Acknowledge): It is generated by the microprocessor in response to INTR. It causes the interrupt vector to be put onto the data bus.

### 1.2.4. 8086 Pin Functions

16. $M N / \overline{M X}$ (Minimum/Maximum Mode): It is used to select minimum or maximum mode operation. $M / \overline{I O}$ (Memory or I/O): It indicates if the address bus contains memory or I/O address.
17. RESET (Reset): if it is held high for 4 clock cycles, the 8086 will be reset and restart at FFFFOH.
18. HOLD (Hold): It requests a direct memory access (DMA). When 1, microprocessor stops and places address, data and control bus in high-impedance state.
19. HLDA (Hold Acknowledge): It indicates that the microprocessor has entered the hold state.

### 1.2.4. 8086 Pin Functions

$\overline{R Q} / \overline{G T_{0}}$ and $\overline{R Q} / \overline{G T_{1}}$ (Request/grant) pins direct memory accesses (DMA) during maximum mode operation.
22. $\overline{\text { LOCK (lock): An output is used to lock }}$ peripherals off the system. Activated by using the LOCK: prefix on any instruction.
23. $\mathrm{QS}_{1}$ and $\mathrm{QS}_{0}$ (Queue Status): These bits show status of internal instruction queue.

| $\mathrm{QS}_{1}$ | $\mathrm{QS}_{0}$ | Function |
| :--- | :--- | :--- |
| 0 | 0 | Indicates no operation |
| 0 | 1 | Indicates first byte of opcode from queue. |
| 1 | 0 | Empties the queue. |
| 1 | 1 | Indicates subsequent byte from queue. |

### 1.2.4. 8086 Pin Functions

$\overline{S_{2}}, \overline{S_{1}}, \overline{S_{0}}$ (Status): They Indicate function of current bus cycle (decoded by 8288).

| $\overline{\mathrm{S}_{2}}$ | $\overline{\mathrm{~S}_{1}}$ | $\overline{\mathrm{~S}_{0}}$ | Function |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | Indicates an interrupt acknowledge |
| 0 | 0 | 1 | Indicates an I/O read |
| 0 | 1 | 0 | Indicates an I/O write |
| 0 | 1 | 1 | Indicates a halt |
| 1 | 0 | 0 | Indicates a code access |
| 1 | 0 | 1 | Indicates a memory read |
| 1 | 1 | 0 | Indicates a memory write |
| 1 | 1 | 1 | Remains passive |

### 1.3. Clock Generator (8284A)

- The 8284 A is an ancillary component to the 8086/8088.
- It provides the following functions:
- Clock generation
- RESET synchronization
- READY synchronization.
- A TTL level peripheral clock signal.


### 1.3.1. Pin Functions



## Part II: 8086/8088 Hardware

## Lecture_14

### 1.3.1. Pin Functions



### 1.3.1. Pin Functions

1. Vcc: The $+5 \mathrm{~V}, \pm 10 \%$ power supply pin.
2. GND: The ground connection
3. $\mathrm{F} / \bar{C}$ (Frequency/Crystal): it is used to select the clocking source for the 8284A.
4. $X_{1}$ and $X_{2}$ : (Crystal inputs): They are connected to an external crystal.
5. EFI (External Frequency Input): An input used to supply the timing.
6. CLK (clock): It provides the CLK input signal to the 8086/8088 and other devices.

### 1.3.1. Pin Functions

7. PCLK (Peripheral Clock): It provides a clock signal to the peripherals.
8. OSC (Oscillator Output): It provides an EFI to other 8284A clock generators.
9. CSYNC (Clock Synchronization): It is used whenever EFI input provides synchronization in systems with multiple processors.
10. $\overline{R E S}$ (Reset Input): It is often connected to an RC network that provides power-on resetting.
11. RESET (Reset Output): It is connected to the 8086/8088 RESET input pin.

### 1.3.1. Pin Functions

12. $\overline{A E N_{1}}, \overline{A E N_{2}}$ (Address Enable): They are provided to qualify the bus ready signals $\mathrm{RDY}_{1}$ and $\mathrm{RDY}_{2}$.
13. RDY $_{1}$ and RDY $_{2}$ (Bus Ready): They cause wait states in an 8086/8088-based system.
14. $\overline{A S Y N C}$ (Ready Synchronization Select): It is used to select either one or two stages of synchronization for the RDY ${ }_{1}$ and RDY $_{2}$.
15. READY (Ready): An output pin connects to the 8086/8088 READY input. It is synchronized with the $\mathrm{RDY}_{1}$ and $\mathrm{RDY}_{2}$ inputs.

### 1.3.2. Operation of the Clock



### 1.3.3. Operation of the RESET



### 1.4. Bus Buffering and Latching

- For very large systems, the buses are buffered. WHY?
- The address/data bus are multiplexed to save the number of pins required for the 8086/8088 IC.
- They must be demultiplexed. WHY?
- All computer systems have three buses:
- Address bus
- Data bus
- Control bus
- These buses must be present to interface memory and I/O.


### 1.4.1 Demultiplexing the 8088



### 1.4.2. Demultiplexing the 8086



### 1.4.3. The Fully Buffered 8088



### 1.4.4. The Fully Buffered 8086



### 1.5. Bus Timing 1.5.1. Basic Bus Operation

- Simplified 8086/8088 write bus cycle:



### 1.5.1. Basic Bus Operation

- Simplified 8086/8088 read bus cycle:



### 1.5.2. Timing In General

- The 8086/8088 uses the memory and I/O in periods of time called bus cycle.
- Each bus cycle equal to 4 system-clocking periods (T states).
- If the clock is operated at 5 MHz , one bus cycle is completed in 800 ns .
- The $8086 / 8088$ reads or writes data at the rate of 1.25 million times a second.


### 1.5.2. Timing In General

- During the first clocking period (T1):
- The address is placed on the Address/Data bus.
- Control signals (M/ IO, ALE and DT/ R) specify memory or I/O, latch the address onto the address bus and set the direction of data transfer on data bus.
- During the second clocking period (T2):
- The 8086/8088 issues the RD or WR signal for read or write the data.
- The $8086 / 8088$ issues DEN which enables the memory or I/O device to receive the data for writes and the 8086/8088 to receive the data for reads.


### 1.5.2. Timing In General

- During the third clocking period (T3):
- This cycle is provided to allow memory to access data.
- READY is sampled at the end of T2 .
- If low, T3 becomes a wait state.
- Otherwise, the data bus is sampled at the end of T 3 .
- During the fourth clocking period (T4):
- All bus signals are deactivated, in preparation for next bus cycle.
- Data is sampled for reading.
- Data writes occur for writing.


Bus Timing for a Read Operation

### 1.5.3. Read Timing

- Memory specs (memory access time) must match constraints of system timing.
- Access time is the amount of time that the microprocessor allows the memory to access the data for the read operation.
- For example, bus timing for a read operation shows almost 600ns are needed to read data.
- However, memory must access faster due to setup times, e.g. address setup and data setup.
- This subtracts off about 110 ns .
- Therefore, memory must access in at least 460ns minus another 30ns guard band for buffers and decoders.


### 1.6. READY and the Wait State

- READY input causes wait states for slower memory and I/O components.
- A wait state $\left(T_{w}\right)$ is an extra clocking period to stretch the bus cycle.
- If one wait state is inserted, the memory access time will stretch to $(460+200) 660 \mathrm{~ns}$.


### 1.6.1. The READY Input

- The READY input is sampled at the end of $T_{2}$ and again, if applicable, at the middle of $T_{w}$.
- If READY is logic 0 at the end of $T_{2}, T_{w}$ will be inserted between $\mathrm{T}_{2}$ and $\mathrm{T}_{3}$.
- READY is sampled again at the middle of $T_{w}$ to determine the next state will be $T_{w}$ or $T_{3}$.



### 1.6.2. RDY and the 8284A

- RDY is the synchronized ready input to the 8284A.
- The timing diagram for this input is as shown:




### 1.6.2. RDY and the 8284A

- A circuit that will cause between 0 and 7 wait states.



### 1.6.2. RDY and the 8284A



### 1.7. Minimum Mode versus Maximum Mode

Minimum mode:

- It is the least expensive way to operate the 8086/8088.
- It costs less because all the control signals are generated inside the microprocessor.
- It allows the 8085A peripherals to be used.
- Maximum mode:
- It is dropped from the Intel family beginning from 80286.
- All the control signals must be externally generated.
- An external bus controller is used.
- It is used only when the system contains external cooprocessor.

Lecture_15

## Chapter 2: Memory Interface

- This chapter will discuss:
- Memory Devices: ROM, EEPROM, SRAM, DRAM.
- Addressing Decoding.
- 8088 Memory Interface.
- 8086 Memory Interface.


### 2.0 8086 Pin Functions



### 2.1. Introduction

- Every microprocessor-based system has memory system.
- All systems contain two types of memory:
- Read-only memory (ROM): It stores system software and permanent system data.
- Random access memory (RAM): It stores temporary data and application software.


### 2.2. Memory Devices



### 2.2.1. Memory Pin Connections a) Address Connections

- All memory devices have address inputs.
- They select a memory location within the memory device.
- Address inputs are labeled from $\mathrm{A}_{0}$ to $\mathrm{A}_{\mathrm{N}}$.
- N is the total number of address pins minus 1.
- Example: The 2K memory:
- It has 11 address lines.
- The labels are $\left(\mathrm{A}_{0}-\mathrm{A}_{10}\right)$.
- If the start address is 10000 H so the end address is: $10000 \mathrm{H}+\left((2 * 1024)_{10}=800 \mathrm{H}\right)-1=107 \mathrm{FFH}$


### 2.2.1. Memory Pin Connections b) Data Connections

- All memory devices have a set of data outputs or input/outputs.
- They are used to enter the data for storage or extract the data for reading.
- Data pins are labeled from $D_{0}$ through $D_{7}$ for a bytewide memory.
- That means the memory stores 8 bits of data in each memory location.
- Memory devices are defined by memory locations times bit per location.
- Examples: $1 \mathrm{~K} \times 8,16 \mathrm{~K} \times 1,64 \mathrm{~K} \times 4$. Memory Organization
- Capacity : 8Kbits, 16Kbits, 256Kbits


## 2．2．1．Memory Pin Connections c）Selection Connections

－Each memory device has one or more inputs that selects or enables the memory device．
－They can be ChipSelect $(\overline{\mathrm{CS}})$ ，ChipEnable $(\overline{\mathrm{CE}})$ orSelect $(\overline{\mathrm{S}})$
粼 If they are active（logic 0），the memory device performs a read or write operation．
数 If they are inactive（logic 1），the memory is disabled and do not do any operation．
發 If more than one selection connection is present．All must be activated to read or write．

### 2.2.1. Memory Pin Connections d) Control Connections

$>$ All memory devices have some control input or inputs
$>$ Most ROM has output Enable $(\overline{O E})$ or $(\bar{G})$
$>$ If both ( $\overline{O E}$ ) and ( $\overline{C E}$ ) are active (logic 0 ), the output is enabled
$>$ If $(\overline{O E})$ is inactive, the output is disables
$>$ A RAM device has either one or two control inputs
$>$ If one control input, it is called $\mathrm{R} / \bar{W}$
$>$ If two control inputs, they are labeled $\overline{\mathrm{WE}}$ (or $\overline{\mathrm{W}}$ ), and $\overline{\mathrm{OE}}$ (or $\overline{\mathrm{G}}$ )

### 2.2.2. ROM Memory

- ROM permanently stores system software.
- It does not change when the power is disconnected.
- It is called nonvolatile memory.
- It is available in different forms:
- PROM (Programmable Read-Only Memory).
- EPROM (Erasable Programmable Read-Only Memory).
- EEPROM
- Flash Memory, faster but erasable in large pieces.


### 2.2.2. ROM Memory

- The 27XXX series of the EPROM includes:
- $2704(512 \times 8)$. $2708(1 \mathrm{~K} \times 8)$.
- $2716(2 \mathrm{~K} \times 8)$. $2732(4 \mathrm{~K} \times 8)$.
- $2764(8 \mathrm{~K} \times 8)$. $27128(16 \mathrm{~K} \times 8)$.
- $27256(32 \mathrm{~K} \times 8)$. $27512(64 \mathrm{~K} \times 8)$.
- $271024(128 \mathrm{~K} \times 8)$.
- Each EPROM has:
- Address pins
- 8 data connections
- One or more selection inputs and one output enable pin. Chip Enable $(\overline{\mathrm{CE}})$, Output Enable $(\overline{\mathrm{OE}})$


### 2.2.2. ROM Memory

Example: $2716(2 \mathrm{~K} \times 8)$ EPROM
PIN CONFIGURATION

| $A_{7} \sqrt{1}$ | 24 | $\square V_{C C}$ |
| :---: | :---: | :---: |
| $A_{6} \square 2$ | 23 | $\square A_{8}$ |
| $A_{5}{ }^{-3}$ | 22 | $\mathrm{P}^{A_{9}}$ |
| $A_{4}-4$ | 21 | $\square V^{\prime}$ |
| $\mathrm{A}_{3}-5$ | 20 | $\square \overline{\mathrm{CS}}$ |
| $\mathrm{A}_{2} \square^{6}$ | 19 | $\square \mathrm{A}_{10}$ |
| $A_{1} \square^{4}$ | 18 | $\square \mathrm{PD} / \mathrm{PGM}$ |
| $A_{0} 8$ | 17 | $\square 9^{7}$ |
| O $\square 9$ | 16 | $\square \mathrm{O}_{6}$ |
| $\mathrm{O}_{1}-10$ | 15 | $\square \mathrm{O}_{5}$ |
| $\mathrm{O}_{2} \mathrm{C}_{11}$ | 14 | $\square \mathrm{O}_{4}$ |
| GND 12 | 13 | $\square \mathrm{O}_{3}$ |

### 2.2.3. Static RAM

- Static RAM memory devices retain data as long as the DC power is applied.
- They are called volatile memory. Because they will not retain data without power.


### 2.2.3. Static RAM

- Example: $52256(32 \mathrm{~K} \times 8)$



### 2.2.4. Dynamic RAM

- DRAM retains the data for only 2 or 4 ms on an integrated capacitor.
- In the DRAM, the entire contents of the memory are refreshed with 256 reads in 2 or 4 ms interval.
- Refreshing also occurs during a write, a read or during a special refresh cycle.


### 2.2.4. Dynamic RAM

- Example: TMS4464 ( $64 \mathrm{~K} \times 4$ )

| $\overline{\mathrm{G}}{ }^{1}$ | $\mathrm{U}_{18}$ | $\mathrm{V}_{\mathrm{SS}}$ |
| :---: | :---: | :---: |
| DO1-2 | 17 | DO4 |
| DO2 3 | 16 | $\overline{\text { CAS }}$ |
| W ${ }^{4}$ | 15 | Da3 |
| RAS 5 | 14 | AO |
| A6 6 | 13 | A1 |
| A5 7 | 12 | $\mathrm{f}^{\text {A2 }}$ |
| A4 8 | 11 | $\square A^{3}$ |
| VDD 9 | 10 | A7 |

### 2.2.4. Dynamic RAM

- When RAS is active (0), the first eight bits are placed on the pins and strobed into an internal row latch.
- When CAS is active (0), the next eight bits are placed on the pins and strobed into an internal column latch.
- The 16 -bit address is held in the internal latches.
- The CAS performs the function of the chip select.


### 2.2.4. Dynamic RAM



### 2.2.4. Dynamic RAM

- Example: 41256 ( $256 \mathrm{~K} \times 1$ )



## 30- and 72-pin SIMM DRAM


$4 \mathrm{M} \times 36$

## 168-pin DIMM DRAM XM x 64



### 2.3. Address Decoding

- The microprocessor has 20 bits address.
- The memory device has less than 20 bits address.
- The solution is to use decoder.
- For a 2 KB chip only 11 bits are connected to the memory and the other 9 bits are decoded.
- A simple NAND Gate decoder is shown


### 2.3. Address Decoding



- The address range is: from 11111111100000000000

$$
\text { to } \quad 11111111111111111111
$$

### 2.3.1. The 3-to-8 line Decoder

- The 74LS138 3-to-8 line decoder



### 2.3.2. Sample Decoder Circuit

- The 74LS138 can be used to connect 8X8KB EPROMs.


